CMSIS STM32G474xx Device Peripheral Access Layer Header File. More...

#include "core_cm4.h"
#include "system_stm32g4xx.h"
#include <stdint.h>

Classes
struct	ADC_TypeDef
	Analog to Digital Converter. More...

struct	ADC_Common_TypeDef

struct	FDCAN_GlobalTypeDef
	FD Controller Area Network. More...

struct	FDCAN_Config_TypeDef
	FD Controller Area Network Configuration. More...

struct	COMP_TypeDef
	Comparator. More...

struct	CRC_TypeDef
	CRC calculation unit. More...

struct	CRS_TypeDef
	Clock Recovery System. More...

struct	DAC_TypeDef
	Digital to Analog Converter. More...

struct	DBGMCU_TypeDef
	Debug MCU. More...

struct	DMA_Channel_TypeDef
	DMA Controller. More...

struct	DMA_TypeDef

struct	DMAMUX_Channel_TypeDef
	DMA Multiplexer. More...

struct	DMAMUX_ChannelStatus_TypeDef

struct	DMAMUX_RequestGen_TypeDef

struct	DMAMUX_RequestGenStatus_TypeDef

struct	EXTI_TypeDef
	External Interrupt/Event Controller. More...

struct	FLASH_TypeDef
	FLASH Registers. More...

struct	FMAC_TypeDef
	FMAC. More...

struct	FMC_Bank1_TypeDef
	Flexible Memory Controller. More...

struct	FMC_Bank1E_TypeDef
	Flexible Memory Controller Bank1E. More...

struct	FMC_Bank3_TypeDef
	Flexible Memory Controller Bank3. More...

struct	GPIO_TypeDef
	General Purpose I/O. More...

struct	I2C_TypeDef
	Inter-integrated Circuit Interface. More...

struct	IWDG_TypeDef
	Independent WATCHDOG. More...

struct	LPTIM_TypeDef
	LPTIMER. More...

struct	OPAMP_TypeDef
	Operational Amplifier (OPAMP) More...

struct	PWR_TypeDef
	Power Control. More...

struct	QUADSPI_TypeDef
	QUAD Serial Peripheral Interface. More...

struct	RCC_TypeDef
	Reset and Clock Control. More...

struct	RTC_TypeDef

struct	TAMP_TypeDef
	Tamper and backup registers. More...

struct	SAI_TypeDef
	Serial Audio Interface. More...

struct	SAI_Block_TypeDef

struct	SPI_TypeDef
	Serial Peripheral Interface. More...

struct	SYSCFG_TypeDef
	System configuration controller. More...

struct	TIM_TypeDef
	TIM. More...

struct	USART_TypeDef
	Universal Synchronous Asynchronous Receiver Transmitter. More...

struct	USB_TypeDef
	Universal Serial Bus Full Speed Device. More...

struct	VREFBUF_TypeDef
	VREFBUF. More...

struct	WWDG_TypeDef
	Window WATCHDOG. More...

struct	RNG_TypeDef
	RNG. More...

struct	CORDIC_TypeDef
	CORDIC. More...

struct	UCPD_TypeDef
	UCPD. More...

struct	HRTIM_Master_TypeDef

struct	HRTIM_Timerx_TypeDef

struct	HRTIM_Common_TypeDef

struct	HRTIM_TypeDef

Macros
#define	__CM4_REV 0x0001U
	Configuration of the Cortex-M4 Processor and Core Peripherals. More...

#define	__MPU_PRESENT 1U

#define	__NVIC_PRIO_BITS 4U

#define	__Vendor_SysTickConfig 0U

#define	__FPU_PRESENT 1U

#define	RTC_TAMP_INT_6_SUPPORT
	Real-Time Clock. More...

#define	RTC_TAMP_INT_NB 4u

#define	RTC_TAMP_NB 3u

#define	RTC_BACKUP_NB 32u

#define	c7amba_hrtim1_v2_0
	High resolution Timer (HRTIM) More...

#define	FLASH_BASE (0x08000000UL)

#define	SRAM1_BASE (0x20000000UL)

#define	SRAM2_BASE (0x20014000UL)

#define	CCMSRAM_BASE (0x10000000UL)

#define	PERIPH_BASE (0x40000000UL)

#define	FMC_BASE (0x60000000UL)

#define	QSPI_BASE (0x90000000UL)

#define	FMC_R_BASE (0xA0000000UL)

#define	QSPI_R_BASE (0xA0001000UL)

#define	SRAM1_BB_BASE (0x22000000UL)

#define	SRAM2_BB_BASE (0x22280000UL)

#define	CCMSRAM_BB_BASE (0x22300000UL)

#define	PERIPH_BB_BASE (0x42000000UL)

#define	SRAM_BASE SRAM1_BASE

#define	SRAM_BB_BASE SRAM1_BB_BASE

#define	SRAM1_SIZE_MAX (0x00014000UL)

#define	SRAM2_SIZE (0x00004000UL)

#define	CCMSRAM_SIZE (0x00008000UL)

#define	APB1PERIPH_BASE PERIPH_BASE

#define	APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)

#define	AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)

#define	AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000UL)

#define	FMC_BANK1 FMC_BASE

#define	FMC_BANK1_1 FMC_BANK1

#define	FMC_BANK1_2 (FMC_BANK1 + 0x04000000UL)

#define	FMC_BANK1_3 (FMC_BANK1 + 0x08000000UL)

#define	FMC_BANK1_4 (FMC_BANK1 + 0x0C000000UL)

#define	FMC_BANK3 (FMC_BASE + 0x20000000UL)

#define	TIM2_BASE (APB1PERIPH_BASE + 0x0000UL)

#define	TIM3_BASE (APB1PERIPH_BASE + 0x0400UL)

#define	TIM4_BASE (APB1PERIPH_BASE + 0x0800UL)

#define	TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL)

#define	TIM6_BASE (APB1PERIPH_BASE + 0x1000UL)

#define	TIM7_BASE (APB1PERIPH_BASE + 0x1400UL)

#define	CRS_BASE (APB1PERIPH_BASE + 0x2000UL)

#define	TAMP_BASE (APB1PERIPH_BASE + 0x2400UL)

#define	RTC_BASE (APB1PERIPH_BASE + 0x2800UL)

#define	WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL)

#define	IWDG_BASE (APB1PERIPH_BASE + 0x3000UL)

#define	SPI2_BASE (APB1PERIPH_BASE + 0x3800UL)

#define	SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL)

#define	USART2_BASE (APB1PERIPH_BASE + 0x4400UL)

#define	USART3_BASE (APB1PERIPH_BASE + 0x4800UL)

#define	UART4_BASE (APB1PERIPH_BASE + 0x4C00UL)

#define	UART5_BASE (APB1PERIPH_BASE + 0x5000UL)

#define	I2C1_BASE (APB1PERIPH_BASE + 0x5400UL)

#define	I2C2_BASE (APB1PERIPH_BASE + 0x5800UL)

#define	USB_BASE (APB1PERIPH_BASE + 0x5C00UL)

#define	USB_PMAADDR (APB1PERIPH_BASE + 0x6000UL)

#define	FDCAN1_BASE (APB1PERIPH_BASE + 0x6400UL)

#define	FDCAN_CONFIG_BASE (APB1PERIPH_BASE + 0x6500UL)

#define	FDCAN2_BASE (APB1PERIPH_BASE + 0x6800UL)

#define	FDCAN3_BASE (APB1PERIPH_BASE + 0x6C00UL)

#define	PWR_BASE (APB1PERIPH_BASE + 0x7000UL)

#define	I2C3_BASE (APB1PERIPH_BASE + 0x7800UL)

#define	LPTIM1_BASE (APB1PERIPH_BASE + 0x7C00UL)

#define	LPUART1_BASE (APB1PERIPH_BASE + 0x8000UL)

#define	I2C4_BASE (APB1PERIPH_BASE + 0x8400UL)

#define	UCPD1_BASE (APB1PERIPH_BASE + 0xA000UL)

#define	SRAMCAN_BASE (APB1PERIPH_BASE + 0xA400UL)

#define	SYSCFG_BASE (APB2PERIPH_BASE + 0x0000UL)

#define	VREFBUF_BASE (APB2PERIPH_BASE + 0x0030UL)

#define	COMP1_BASE (APB2PERIPH_BASE + 0x0200UL)

#define	COMP2_BASE (APB2PERIPH_BASE + 0x0204UL)

#define	COMP3_BASE (APB2PERIPH_BASE + 0x0208UL)

#define	COMP4_BASE (APB2PERIPH_BASE + 0x020CUL)

#define	COMP5_BASE (APB2PERIPH_BASE + 0x0210UL)

#define	COMP6_BASE (APB2PERIPH_BASE + 0x0214UL)

#define	COMP7_BASE (APB2PERIPH_BASE + 0x0218UL)

#define	OPAMP_BASE (APB2PERIPH_BASE + 0x0300UL)

#define	OPAMP1_BASE (APB2PERIPH_BASE + 0x0300UL)

#define	OPAMP2_BASE (APB2PERIPH_BASE + 0x0304UL)

#define	OPAMP3_BASE (APB2PERIPH_BASE + 0x0308UL)

#define	OPAMP4_BASE (APB2PERIPH_BASE + 0x030CUL)

#define	OPAMP5_BASE (APB2PERIPH_BASE + 0x0310UL)

#define	OPAMP6_BASE (APB2PERIPH_BASE + 0x0314UL)

#define	EXTI_BASE (APB2PERIPH_BASE + 0x0400UL)

#define	TIM1_BASE (APB2PERIPH_BASE + 0x2C00UL)

#define	SPI1_BASE (APB2PERIPH_BASE + 0x3000UL)

#define	TIM8_BASE (APB2PERIPH_BASE + 0x3400UL)

#define	USART1_BASE (APB2PERIPH_BASE + 0x3800UL)

#define	SPI4_BASE (APB2PERIPH_BASE + 0x3C00UL)

#define	TIM15_BASE (APB2PERIPH_BASE + 0x4000UL)

#define	TIM16_BASE (APB2PERIPH_BASE + 0x4400UL)

#define	TIM17_BASE (APB2PERIPH_BASE + 0x4800UL)

#define	TIM20_BASE (APB2PERIPH_BASE + 0x5000UL)

#define	SAI1_BASE (APB2PERIPH_BASE + 0x5400UL)

#define	SAI1_Block_A_BASE (SAI1_BASE + 0x0004UL)

#define	SAI1_Block_B_BASE (SAI1_BASE + 0x0024UL)

#define	HRTIM1_BASE (APB2PERIPH_BASE + 0x6800UL)

#define	HRTIM1_TIMA_BASE (HRTIM1_BASE + 0x0080UL)

#define	HRTIM1_TIMB_BASE (HRTIM1_BASE + 0x0100UL)

#define	HRTIM1_TIMC_BASE (HRTIM1_BASE + 0x0180UL)

#define	HRTIM1_TIMD_BASE (HRTIM1_BASE + 0x0200UL)

#define	HRTIM1_TIME_BASE (HRTIM1_BASE + 0x0280UL)

#define	HRTIM1_TIMF_BASE (HRTIM1_BASE + 0x0300UL)

#define	HRTIM1_COMMON_BASE (HRTIM1_BASE + 0x0380UL)

#define	DMA1_BASE (AHB1PERIPH_BASE)

#define	DMA2_BASE (AHB1PERIPH_BASE + 0x0400UL)

#define	DMAMUX1_BASE (AHB1PERIPH_BASE + 0x0800UL)

#define	CORDIC_BASE (AHB1PERIPH_BASE + 0x0C00UL)

#define	RCC_BASE (AHB1PERIPH_BASE + 0x1000UL)

#define	FMAC_BASE (AHB1PERIPH_BASE + 0x1400UL)

#define	FLASH_R_BASE (AHB1PERIPH_BASE + 0x2000UL)

#define	CRC_BASE (AHB1PERIPH_BASE + 0x3000UL)

#define	DMA1_Channel1_BASE (DMA1_BASE + 0x0008UL)

#define	DMA1_Channel2_BASE (DMA1_BASE + 0x001CUL)

#define	DMA1_Channel3_BASE (DMA1_BASE + 0x0030UL)

#define	DMA1_Channel4_BASE (DMA1_BASE + 0x0044UL)

#define	DMA1_Channel5_BASE (DMA1_BASE + 0x0058UL)

#define	DMA1_Channel6_BASE (DMA1_BASE + 0x006CUL)

#define	DMA1_Channel7_BASE (DMA1_BASE + 0x0080UL)

#define	DMA1_Channel8_BASE (DMA1_BASE + 0x0094UL)

#define	DMA2_Channel1_BASE (DMA2_BASE + 0x0008UL)

#define	DMA2_Channel2_BASE (DMA2_BASE + 0x001CUL)

#define	DMA2_Channel3_BASE (DMA2_BASE + 0x0030UL)

#define	DMA2_Channel4_BASE (DMA2_BASE + 0x0044UL)

#define	DMA2_Channel5_BASE (DMA2_BASE + 0x0058UL)

#define	DMA2_Channel6_BASE (DMA2_BASE + 0x006CUL)

#define	DMA2_Channel7_BASE (DMA2_BASE + 0x0080UL)

#define	DMA2_Channel8_BASE (DMA2_BASE + 0x0094UL)

#define	DMAMUX1_Channel0_BASE (DMAMUX1_BASE)

#define	DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x0004UL)

#define	DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x0008UL)

#define	DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x000CUL)

#define	DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x0010UL)

#define	DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x0014UL)

#define	DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x0018UL)

#define	DMAMUX1_Channel7_BASE (DMAMUX1_BASE + 0x001CUL)

#define	DMAMUX1_Channel8_BASE (DMAMUX1_BASE + 0x0020UL)

#define	DMAMUX1_Channel9_BASE (DMAMUX1_BASE + 0x0024UL)

#define	DMAMUX1_Channel10_BASE (DMAMUX1_BASE + 0x0028UL)

#define	DMAMUX1_Channel11_BASE (DMAMUX1_BASE + 0x002CUL)

#define	DMAMUX1_Channel12_BASE (DMAMUX1_BASE + 0x0030UL)

#define	DMAMUX1_Channel13_BASE (DMAMUX1_BASE + 0x0034UL)

#define	DMAMUX1_Channel14_BASE (DMAMUX1_BASE + 0x0038UL)

#define	DMAMUX1_Channel15_BASE (DMAMUX1_BASE + 0x003CUL)

#define	DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x0100UL)

#define	DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x0104UL)

#define	DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x0108UL)

#define	DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x010CUL)

#define	DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x0080UL)

#define	DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x0140UL)

#define	GPIOA_BASE (AHB2PERIPH_BASE + 0x0000UL)

#define	GPIOB_BASE (AHB2PERIPH_BASE + 0x0400UL)

#define	GPIOC_BASE (AHB2PERIPH_BASE + 0x0800UL)

#define	GPIOD_BASE (AHB2PERIPH_BASE + 0x0C00UL)

#define	GPIOE_BASE (AHB2PERIPH_BASE + 0x1000UL)

#define	GPIOF_BASE (AHB2PERIPH_BASE + 0x1400UL)

#define	GPIOG_BASE (AHB2PERIPH_BASE + 0x1800UL)

#define	ADC1_BASE (AHB2PERIPH_BASE + 0x08000000UL)

#define	ADC2_BASE (AHB2PERIPH_BASE + 0x08000100UL)

#define	ADC12_COMMON_BASE (AHB2PERIPH_BASE + 0x08000300UL)

#define	ADC3_BASE (AHB2PERIPH_BASE + 0x08000400UL)

#define	ADC4_BASE (AHB2PERIPH_BASE + 0x08000500UL)

#define	ADC5_BASE (AHB2PERIPH_BASE + 0x08000600UL)

#define	ADC345_COMMON_BASE (AHB2PERIPH_BASE + 0x08000700UL)

#define	DAC_BASE (AHB2PERIPH_BASE + 0x08000800UL)

#define	DAC1_BASE (AHB2PERIPH_BASE + 0x08000800UL)

#define	DAC2_BASE (AHB2PERIPH_BASE + 0x08000C00UL)

#define	DAC3_BASE (AHB2PERIPH_BASE + 0x08001000UL)

#define	DAC4_BASE (AHB2PERIPH_BASE + 0x08001400UL)

#define	FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL)

#define	FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL)

#define	FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080UL)

#define	RNG_BASE (AHB2PERIPH_BASE + 0x08060800UL)

#define	DBGMCU_BASE (0xE0042000UL)

#define	PACKAGE_BASE (0x1FFF7500UL)

#define	UID_BASE (0x1FFF7590UL)

#define	FLASHSIZE_BASE (0x1FFF75E0UL)

#define	TIM2 ((TIM_TypeDef *) TIM2_BASE)

#define	TIM3 ((TIM_TypeDef *) TIM3_BASE)

#define	TIM4 ((TIM_TypeDef *) TIM4_BASE)

#define	TIM5 ((TIM_TypeDef *) TIM5_BASE)

#define	TIM6 ((TIM_TypeDef *) TIM6_BASE)

#define	TIM7 ((TIM_TypeDef *) TIM7_BASE)

#define	CRS ((CRS_TypeDef *) CRS_BASE)

#define	TAMP ((TAMP_TypeDef *) TAMP_BASE)

#define	RTC ((RTC_TypeDef *) RTC_BASE)

#define	WWDG ((WWDG_TypeDef *) WWDG_BASE)

#define	IWDG ((IWDG_TypeDef *) IWDG_BASE)

#define	SPI2 ((SPI_TypeDef *) SPI2_BASE)

#define	SPI3 ((SPI_TypeDef *) SPI3_BASE)

#define	USART2 ((USART_TypeDef *) USART2_BASE)

#define	USART3 ((USART_TypeDef *) USART3_BASE)

#define	UART4 ((USART_TypeDef *) UART4_BASE)

#define	UART5 ((USART_TypeDef *) UART5_BASE)

#define	I2C1 ((I2C_TypeDef *) I2C1_BASE)

#define	I2C2 ((I2C_TypeDef *) I2C2_BASE)

#define	USB ((USB_TypeDef *) USB_BASE)

#define	FDCAN1 ((FDCAN_GlobalTypeDef *) FDCAN1_BASE)

#define	FDCAN_CONFIG ((FDCAN_Config_TypeDef *) FDCAN_CONFIG_BASE)

#define	FDCAN2 ((FDCAN_GlobalTypeDef *) FDCAN2_BASE)

#define	FDCAN3 ((FDCAN_GlobalTypeDef *) FDCAN3_BASE)

#define	PWR ((PWR_TypeDef *) PWR_BASE)

#define	I2C3 ((I2C_TypeDef *) I2C3_BASE)

#define	LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE)

#define	LPUART1 ((USART_TypeDef *) LPUART1_BASE)

#define	I2C4 ((I2C_TypeDef *) I2C4_BASE)

#define	UCPD1 ((UCPD_TypeDef *) UCPD1_BASE)

#define	SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)

#define	VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE)

#define	COMP1 ((COMP_TypeDef *) COMP1_BASE)

#define	COMP2 ((COMP_TypeDef *) COMP2_BASE)

#define	COMP3 ((COMP_TypeDef *) COMP3_BASE)

#define	COMP4 ((COMP_TypeDef *) COMP4_BASE)

#define	COMP5 ((COMP_TypeDef *) COMP5_BASE)

#define	COMP6 ((COMP_TypeDef *) COMP6_BASE)

#define	COMP7 ((COMP_TypeDef *) COMP7_BASE)

#define	OPAMP ((OPAMP_TypeDef *) OPAMP_BASE)

#define	OPAMP1 ((OPAMP_TypeDef *) OPAMP1_BASE)

#define	OPAMP2 ((OPAMP_TypeDef *) OPAMP2_BASE)

#define	OPAMP3 ((OPAMP_TypeDef *) OPAMP3_BASE)

#define	OPAMP4 ((OPAMP_TypeDef *) OPAMP4_BASE)

#define	OPAMP5 ((OPAMP_TypeDef *) OPAMP5_BASE)

#define	OPAMP6 ((OPAMP_TypeDef *) OPAMP6_BASE)

#define	EXTI ((EXTI_TypeDef *) EXTI_BASE)

#define	TIM1 ((TIM_TypeDef *) TIM1_BASE)

#define	SPI1 ((SPI_TypeDef *) SPI1_BASE)

#define	TIM8 ((TIM_TypeDef *) TIM8_BASE)

#define	USART1 ((USART_TypeDef *) USART1_BASE)

#define	SPI4 ((SPI_TypeDef *) SPI4_BASE)

#define	TIM15 ((TIM_TypeDef *) TIM15_BASE)

#define	TIM16 ((TIM_TypeDef *) TIM16_BASE)

#define	TIM17 ((TIM_TypeDef *) TIM17_BASE)

#define	TIM20 ((TIM_TypeDef *) TIM20_BASE)

#define	SAI1 ((SAI_TypeDef *) SAI1_BASE)

#define	SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)

#define	SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)

#define	HRTIM1 ((HRTIM_TypeDef *) HRTIM1_BASE)

#define	HRTIM1_TIMA ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMA_BASE)

#define	HRTIM1_TIMB ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMB_BASE)

#define	HRTIM1_TIMC ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMC_BASE)

#define	HRTIM1_TIMD ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMD_BASE)

#define	HRTIM1_TIME ((HRTIM_Timerx_TypeDef *) HRTIM1_TIME_BASE)

#define	HRTIM1_TIMF ((HRTIM_Timerx_TypeDef *) HRTIM1_TIMF_BASE)

#define	HRTIM1_COMMON ((HRTIM_Common_TypeDef *) HRTIM1_COMMON_BASE)

#define	DMA1 ((DMA_TypeDef *) DMA1_BASE)

#define	DMA2 ((DMA_TypeDef *) DMA2_BASE)

#define	DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE)

#define	CORDIC ((CORDIC_TypeDef *) CORDIC_BASE)

#define	RCC ((RCC_TypeDef *) RCC_BASE)

#define	FMAC ((FMAC_TypeDef *) FMAC_BASE)

#define	FLASH ((FLASH_TypeDef *) FLASH_R_BASE)

#define	CRC ((CRC_TypeDef *) CRC_BASE)

#define	GPIOA ((GPIO_TypeDef *) GPIOA_BASE)

#define	GPIOB ((GPIO_TypeDef *) GPIOB_BASE)

#define	GPIOC ((GPIO_TypeDef *) GPIOC_BASE)

#define	GPIOD ((GPIO_TypeDef *) GPIOD_BASE)

#define	GPIOE ((GPIO_TypeDef *) GPIOE_BASE)

#define	GPIOF ((GPIO_TypeDef *) GPIOF_BASE)

#define	GPIOG ((GPIO_TypeDef *) GPIOG_BASE)

#define	ADC1 ((ADC_TypeDef *) ADC1_BASE)

#define	ADC2 ((ADC_TypeDef *) ADC2_BASE)

#define	ADC12_COMMON ((ADC_Common_TypeDef *) ADC12_COMMON_BASE)

#define	ADC3 ((ADC_TypeDef *) ADC3_BASE)

#define	ADC4 ((ADC_TypeDef *) ADC4_BASE)

#define	ADC5 ((ADC_TypeDef *) ADC5_BASE)

#define	ADC345_COMMON ((ADC_Common_TypeDef *) ADC345_COMMON_BASE)

#define	DAC ((DAC_TypeDef *) DAC_BASE)

#define	DAC1 ((DAC_TypeDef *) DAC1_BASE)

#define	DAC2 ((DAC_TypeDef *) DAC2_BASE)

#define	DAC3 ((DAC_TypeDef *) DAC3_BASE)

#define	DAC4 ((DAC_TypeDef *) DAC4_BASE)

#define	RNG ((RNG_TypeDef *) RNG_BASE)

#define	DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)

#define	DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)

#define	DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)

#define	DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)

#define	DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)

#define	DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)

#define	DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)

#define	DMA1_Channel8 ((DMA_Channel_TypeDef *) DMA1_Channel8_BASE)

#define	DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)

#define	DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)

#define	DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)

#define	DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)

#define	DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)

#define	DMA2_Channel6 ((DMA_Channel_TypeDef *) DMA2_Channel6_BASE)

#define	DMA2_Channel7 ((DMA_Channel_TypeDef *) DMA2_Channel7_BASE)

#define	DMA2_Channel8 ((DMA_Channel_TypeDef *) DMA2_Channel8_BASE)

#define	DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE)

#define	DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE)

#define	DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE)

#define	DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE)

#define	DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE)

#define	DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE)

#define	DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE)

#define	DMAMUX1_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE)

#define	DMAMUX1_Channel8 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE)

#define	DMAMUX1_Channel9 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE)

#define	DMAMUX1_Channel10 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE)

#define	DMAMUX1_Channel11 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE)

#define	DMAMUX1_Channel12 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel12_BASE)

#define	DMAMUX1_Channel13 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel13_BASE)

#define	DMAMUX1_Channel14 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel14_BASE)

#define	DMAMUX1_Channel15 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel15_BASE)

#define	DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE)

#define	DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE)

#define	DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE)

#define	DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE)

#define	DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE)

#define	DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE)

#define	FMC_Bank1_R ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)

#define	FMC_Bank1E_R ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)

#define	FMC_Bank3_R ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)

#define	QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE)

#define	DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)

#define	LSI_STARTUP_TIME 130U

#define	ADC_MULTIMODE_SUPPORT

#define	ADC_ISR_ADRDY_Pos (0U)

#define	ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos)

#define	ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk

#define	ADC_ISR_EOSMP_Pos (1U)

#define	ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos)

#define	ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk

#define	ADC_ISR_EOC_Pos (2U)

#define	ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos)

#define	ADC_ISR_EOC ADC_ISR_EOC_Msk

#define	ADC_ISR_EOS_Pos (3U)

#define	ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos)

#define	ADC_ISR_EOS ADC_ISR_EOS_Msk

#define	ADC_ISR_OVR_Pos (4U)

#define	ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos)

#define	ADC_ISR_OVR ADC_ISR_OVR_Msk

#define	ADC_ISR_JEOC_Pos (5U)

#define	ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos)

#define	ADC_ISR_JEOC ADC_ISR_JEOC_Msk

#define	ADC_ISR_JEOS_Pos (6U)

#define	ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos)

#define	ADC_ISR_JEOS ADC_ISR_JEOS_Msk

#define	ADC_ISR_AWD1_Pos (7U)

#define	ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos)

#define	ADC_ISR_AWD1 ADC_ISR_AWD1_Msk

#define	ADC_ISR_AWD2_Pos (8U)

#define	ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos)

#define	ADC_ISR_AWD2 ADC_ISR_AWD2_Msk

#define	ADC_ISR_AWD3_Pos (9U)

#define	ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos)

#define	ADC_ISR_AWD3 ADC_ISR_AWD3_Msk

#define	ADC_ISR_JQOVF_Pos (10U)

#define	ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos)

#define	ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk

#define	ADC_IER_ADRDYIE_Pos (0U)

#define	ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos)

#define	ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk

#define	ADC_IER_EOSMPIE_Pos (1U)

#define	ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos)

#define	ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk

#define	ADC_IER_EOCIE_Pos (2U)

#define	ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos)

#define	ADC_IER_EOCIE ADC_IER_EOCIE_Msk

#define	ADC_IER_EOSIE_Pos (3U)

#define	ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos)

#define	ADC_IER_EOSIE ADC_IER_EOSIE_Msk

#define	ADC_IER_OVRIE_Pos (4U)

#define	ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos)

#define	ADC_IER_OVRIE ADC_IER_OVRIE_Msk

#define	ADC_IER_JEOCIE_Pos (5U)

#define	ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos)

#define	ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk

#define	ADC_IER_JEOSIE_Pos (6U)

#define	ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos)

#define	ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk

#define	ADC_IER_AWD1IE_Pos (7U)

#define	ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos)

#define	ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk

#define	ADC_IER_AWD2IE_Pos (8U)

#define	ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos)

#define	ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk

#define	ADC_IER_AWD3IE_Pos (9U)

#define	ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos)

#define	ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk

#define	ADC_IER_JQOVFIE_Pos (10U)

#define	ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos)

#define	ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk

#define	ADC_CR_ADEN_Pos (0U)

#define	ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos)

#define	ADC_CR_ADEN ADC_CR_ADEN_Msk

#define	ADC_CR_ADDIS_Pos (1U)

#define	ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos)

#define	ADC_CR_ADDIS ADC_CR_ADDIS_Msk

#define	ADC_CR_ADSTART_Pos (2U)

#define	ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos)

#define	ADC_CR_ADSTART ADC_CR_ADSTART_Msk

#define	ADC_CR_JADSTART_Pos (3U)

#define	ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos)

#define	ADC_CR_JADSTART ADC_CR_JADSTART_Msk

#define	ADC_CR_ADSTP_Pos (4U)

#define	ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos)

#define	ADC_CR_ADSTP ADC_CR_ADSTP_Msk

#define	ADC_CR_JADSTP_Pos (5U)

#define	ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos)

#define	ADC_CR_JADSTP ADC_CR_JADSTP_Msk

#define	ADC_CR_ADVREGEN_Pos (28U)

#define	ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos)

#define	ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk

#define	ADC_CR_DEEPPWD_Pos (29U)

#define	ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos)

#define	ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk

#define	ADC_CR_ADCALDIF_Pos (30U)

#define	ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos)

#define	ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk

#define	ADC_CR_ADCAL_Pos (31U)

#define	ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos)

#define	ADC_CR_ADCAL ADC_CR_ADCAL_Msk

#define	ADC_CFGR_DMAEN_Pos (0U)

#define	ADC_CFGR_DMAEN_Msk (0x1UL << ADC_CFGR_DMAEN_Pos)

#define	ADC_CFGR_DMAEN ADC_CFGR_DMAEN_Msk

#define	ADC_CFGR_DMACFG_Pos (1U)

#define	ADC_CFGR_DMACFG_Msk (0x1UL << ADC_CFGR_DMACFG_Pos)

#define	ADC_CFGR_DMACFG ADC_CFGR_DMACFG_Msk

#define	ADC_CFGR_RES_Pos (3U)

#define	ADC_CFGR_RES_Msk (0x3UL << ADC_CFGR_RES_Pos)

#define	ADC_CFGR_RES ADC_CFGR_RES_Msk

#define	ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos)

#define	ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos)

#define	ADC_CFGR_EXTSEL_Pos (5U)

#define	ADC_CFGR_EXTSEL_Msk (0x1FUL << ADC_CFGR_EXTSEL_Pos)

#define	ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk

#define	ADC_CFGR_EXTSEL_0 (0x1UL << ADC_CFGR_EXTSEL_Pos)

#define	ADC_CFGR_EXTSEL_1 (0x2UL << ADC_CFGR_EXTSEL_Pos)

#define	ADC_CFGR_EXTSEL_2 (0x4UL << ADC_CFGR_EXTSEL_Pos)

#define	ADC_CFGR_EXTSEL_3 (0x8UL << ADC_CFGR_EXTSEL_Pos)

#define	ADC_CFGR_EXTSEL_4 (0x10UL << ADC_CFGR_EXTSEL_Pos)

#define	ADC_CFGR_EXTEN_Pos (10U)

#define	ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos)

#define	ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk

#define	ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos)

#define	ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos)

#define	ADC_CFGR_OVRMOD_Pos (12U)

#define	ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos)

#define	ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk

#define	ADC_CFGR_CONT_Pos (13U)

#define	ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos)

#define	ADC_CFGR_CONT ADC_CFGR_CONT_Msk

#define	ADC_CFGR_AUTDLY_Pos (14U)

#define	ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos)

#define	ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk

#define	ADC_CFGR_ALIGN_Pos (15U)

#define	ADC_CFGR_ALIGN_Msk (0x1UL << ADC_CFGR_ALIGN_Pos)

#define	ADC_CFGR_ALIGN ADC_CFGR_ALIGN_Msk

#define	ADC_CFGR_DISCEN_Pos (16U)

#define	ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos)

#define	ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk

#define	ADC_CFGR_DISCNUM_Pos (17U)

#define	ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos)

#define	ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk

#define	ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos)

#define	ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos)

#define	ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos)

#define	ADC_CFGR_JDISCEN_Pos (20U)

#define	ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos)

#define	ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk

#define	ADC_CFGR_JQM_Pos (21U)

#define	ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos)

#define	ADC_CFGR_JQM ADC_CFGR_JQM_Msk

#define	ADC_CFGR_AWD1SGL_Pos (22U)

#define	ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos)

#define	ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk

#define	ADC_CFGR_AWD1EN_Pos (23U)

#define	ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos)

#define	ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk

#define	ADC_CFGR_JAWD1EN_Pos (24U)

#define	ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos)

#define	ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk

#define	ADC_CFGR_JAUTO_Pos (25U)

#define	ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos)

#define	ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk

#define	ADC_CFGR_AWD1CH_Pos (26U)

#define	ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos)

#define	ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk

#define	ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos)

#define	ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos)

#define	ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos)

#define	ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos)

#define	ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos)

#define	ADC_CFGR_JQDIS_Pos (31U)

#define	ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos)

#define	ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk

#define	ADC_CFGR2_ROVSE_Pos (0U)

#define	ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos)

#define	ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk

#define	ADC_CFGR2_JOVSE_Pos (1U)

#define	ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos)

#define	ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk

#define	ADC_CFGR2_OVSR_Pos (2U)

#define	ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos)

#define	ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk

#define	ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos)

#define	ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos)

#define	ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos)

#define	ADC_CFGR2_OVSS_Pos (5U)

#define	ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos)

#define	ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk

#define	ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos)

#define	ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos)

#define	ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos)

#define	ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos)

#define	ADC_CFGR2_TROVS_Pos (9U)

#define	ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos)

#define	ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk

#define	ADC_CFGR2_ROVSM_Pos (10U)

#define	ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos)

#define	ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk

#define	ADC_CFGR2_GCOMP_Pos (16U)

#define	ADC_CFGR2_GCOMP_Msk (0x1UL << ADC_CFGR2_GCOMP_Pos)

#define	ADC_CFGR2_GCOMP ADC_CFGR2_GCOMP_Msk

#define	ADC_CFGR2_SWTRIG_Pos (25U)

#define	ADC_CFGR2_SWTRIG_Msk (0x1UL << ADC_CFGR2_SWTRIG_Pos)

#define	ADC_CFGR2_SWTRIG ADC_CFGR2_SWTRIG_Msk

#define	ADC_CFGR2_BULB_Pos (26U)

#define	ADC_CFGR2_BULB_Msk (0x1UL << ADC_CFGR2_BULB_Pos)

#define	ADC_CFGR2_BULB ADC_CFGR2_BULB_Msk

#define	ADC_CFGR2_SMPTRIG_Pos (27U)

#define	ADC_CFGR2_SMPTRIG_Msk (0x1UL << ADC_CFGR2_SMPTRIG_Pos)

#define	ADC_CFGR2_SMPTRIG ADC_CFGR2_SMPTRIG_Msk

#define	ADC_SMPR1_SMP0_Pos (0U)

#define	ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos)

#define	ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk

#define	ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos)

#define	ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos)

#define	ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos)

#define	ADC_SMPR1_SMP1_Pos (3U)

#define	ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos)

#define	ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk

#define	ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos)

#define	ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos)

#define	ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos)

#define	ADC_SMPR1_SMP2_Pos (6U)

#define	ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos)

#define	ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk

#define	ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos)

#define	ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos)

#define	ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos)

#define	ADC_SMPR1_SMP3_Pos (9U)

#define	ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos)

#define	ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk

#define	ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos)

#define	ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos)

#define	ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos)

#define	ADC_SMPR1_SMP4_Pos (12U)

#define	ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos)

#define	ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk

#define	ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos)

#define	ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos)

#define	ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos)

#define	ADC_SMPR1_SMP5_Pos (15U)

#define	ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos)

#define	ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk

#define	ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos)

#define	ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos)

#define	ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos)

#define	ADC_SMPR1_SMP6_Pos (18U)

#define	ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos)

#define	ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk

#define	ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos)

#define	ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos)

#define	ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos)

#define	ADC_SMPR1_SMP7_Pos (21U)

#define	ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos)

#define	ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk

#define	ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos)

#define	ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos)

#define	ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos)

#define	ADC_SMPR1_SMP8_Pos (24U)

#define	ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos)

#define	ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk

#define	ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos)

#define	ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos)

#define	ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos)

#define	ADC_SMPR1_SMP9_Pos (27U)

#define	ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos)

#define	ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk

#define	ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos)

#define	ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos)

#define	ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos)

#define	ADC_SMPR1_SMPPLUS_Pos (31U)

#define	ADC_SMPR1_SMPPLUS_Msk (0x1UL << ADC_SMPR1_SMPPLUS_Pos)

#define	ADC_SMPR1_SMPPLUS ADC_SMPR1_SMPPLUS_Msk

#define	ADC_SMPR2_SMP10_Pos (0U)

#define	ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos)

#define	ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk

#define	ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos)

#define	ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos)

#define	ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos)

#define	ADC_SMPR2_SMP11_Pos (3U)

#define	ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos)

#define	ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk

#define	ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos)

#define	ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos)

#define	ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos)

#define	ADC_SMPR2_SMP12_Pos (6U)

#define	ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos)

#define	ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk

#define	ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos)

#define	ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos)

#define	ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos)

#define	ADC_SMPR2_SMP13_Pos (9U)

#define	ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos)

#define	ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk

#define	ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos)

#define	ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos)

#define	ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos)

#define	ADC_SMPR2_SMP14_Pos (12U)

#define	ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos)

#define	ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk

#define	ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos)

#define	ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos)

#define	ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos)

#define	ADC_SMPR2_SMP15_Pos (15U)

#define	ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos)

#define	ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk

#define	ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos)

#define	ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos)

#define	ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos)

#define	ADC_SMPR2_SMP16_Pos (18U)

#define	ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos)

#define	ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk

#define	ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos)

#define	ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos)

#define	ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos)

#define	ADC_SMPR2_SMP17_Pos (21U)

#define	ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos)

#define	ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk

#define	ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos)

#define	ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos)

#define	ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos)

#define	ADC_SMPR2_SMP18_Pos (24U)

#define	ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos)

#define	ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk

#define	ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos)

#define	ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos)

#define	ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos)

#define	ADC_TR1_LT1_Pos (0U)

#define	ADC_TR1_LT1_Msk (0xFFFUL << ADC_TR1_LT1_Pos)

#define	ADC_TR1_LT1 ADC_TR1_LT1_Msk

#define	ADC_TR1_AWDFILT_Pos (12U)

#define	ADC_TR1_AWDFILT_Msk (0x7UL << ADC_TR1_AWDFILT_Pos)

#define	ADC_TR1_AWDFILT ADC_TR1_AWDFILT_Msk

#define	ADC_TR1_AWDFILT_0 (0x1UL << ADC_TR1_AWDFILT_Pos)

#define	ADC_TR1_AWDFILT_1 (0x2UL << ADC_TR1_AWDFILT_Pos)

#define	ADC_TR1_AWDFILT_2 (0x4UL << ADC_TR1_AWDFILT_Pos)

#define	ADC_TR1_HT1_Pos (16U)

#define	ADC_TR1_HT1_Msk (0xFFFUL << ADC_TR1_HT1_Pos)

#define	ADC_TR1_HT1 ADC_TR1_HT1_Msk

#define	ADC_TR2_LT2_Pos (0U)

#define	ADC_TR2_LT2_Msk (0xFFUL << ADC_TR2_LT2_Pos)

#define	ADC_TR2_LT2 ADC_TR2_LT2_Msk

#define	ADC_TR2_HT2_Pos (16U)

#define	ADC_TR2_HT2_Msk (0xFFUL << ADC_TR2_HT2_Pos)

#define	ADC_TR2_HT2 ADC_TR2_HT2_Msk

#define	ADC_TR3_LT3_Pos (0U)

#define	ADC_TR3_LT3_Msk (0xFFUL << ADC_TR3_LT3_Pos)

#define	ADC_TR3_LT3 ADC_TR3_LT3_Msk

#define	ADC_TR3_HT3_Pos (16U)

#define	ADC_TR3_HT3_Msk (0xFFUL << ADC_TR3_HT3_Pos)

#define	ADC_TR3_HT3 ADC_TR3_HT3_Msk

#define	ADC_SQR1_L_Pos (0U)

#define	ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos)

#define	ADC_SQR1_L ADC_SQR1_L_Msk

#define	ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos)

#define	ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos)

#define	ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos)

#define	ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos)

#define	ADC_SQR1_SQ1_Pos (6U)

#define	ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos)

#define	ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk

#define	ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos)

#define	ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos)

#define	ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos)

#define	ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos)

#define	ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos)

#define	ADC_SQR1_SQ2_Pos (12U)

#define	ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos)

#define	ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk

#define	ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos)

#define	ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos)

#define	ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos)

#define	ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos)

#define	ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos)

#define	ADC_SQR1_SQ3_Pos (18U)

#define	ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos)

#define	ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk

#define	ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos)

#define	ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos)

#define	ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos)

#define	ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos)

#define	ADC_SQR1_SQ3_4 (0x10UL<< ADC_SQR1_SQ3_Pos)

#define	ADC_SQR1_SQ4_Pos (24U)

#define	ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos)

#define	ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk

#define	ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos)

#define	ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos)

#define	ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos)

#define	ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos)

#define	ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos)

#define	ADC_SQR2_SQ5_Pos (0U)

#define	ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos)

#define	ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk

#define	ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos)

#define	ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos)

#define	ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos)

#define	ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos)

#define	ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos)

#define	ADC_SQR2_SQ6_Pos (6U)

#define	ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos)

#define	ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk

#define	ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos)

#define	ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos)

#define	ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos)

#define	ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos)

#define	ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos)

#define	ADC_SQR2_SQ7_Pos (12U)

#define	ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos)

#define	ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk

#define	ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos)

#define	ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos)

#define	ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos)

#define	ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos)

#define	ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos)

#define	ADC_SQR2_SQ8_Pos (18U)

#define	ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos)

#define	ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk

#define	ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos)

#define	ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos)

#define	ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos)

#define	ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos)

#define	ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos)

#define	ADC_SQR2_SQ9_Pos (24U)

#define	ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos)

#define	ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk

#define	ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos)

#define	ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos)

#define	ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos)

#define	ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos)

#define	ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos)

#define	ADC_SQR3_SQ10_Pos (0U)

#define	ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos)

#define	ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk

#define	ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos)

#define	ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos)

#define	ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos)

#define	ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos)

#define	ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos)

#define	ADC_SQR3_SQ11_Pos (6U)

#define	ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos)

#define	ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk

#define	ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos)

#define	ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos)

#define	ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos)

#define	ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos)

#define	ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos)

#define	ADC_SQR3_SQ12_Pos (12U)

#define	ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos)

#define	ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk

#define	ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos)

#define	ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos)

#define	ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos)

#define	ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos)

#define	ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos)

#define	ADC_SQR3_SQ13_Pos (18U)

#define	ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos)

#define	ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk

#define	ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos)

#define	ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos)

#define	ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos)

#define	ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos)

#define	ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos)

#define	ADC_SQR3_SQ14_Pos (24U)

#define	ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos)

#define	ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk

#define	ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos)

#define	ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos)

#define	ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos)

#define	ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos)

#define	ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos)

#define	ADC_SQR4_SQ15_Pos (0U)

#define	ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos)

#define	ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk

#define	ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos)

#define	ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos)

#define	ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos)

#define	ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos)

#define	ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos)

#define	ADC_SQR4_SQ16_Pos (6U)

#define	ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos)

#define	ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk

#define	ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos)

#define	ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos)

#define	ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos)

#define	ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos)

#define	ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos)

#define	ADC_DR_RDATA_Pos (0U)

#define	ADC_DR_RDATA_Msk (0xFFFFUL << ADC_DR_RDATA_Pos)

#define	ADC_DR_RDATA ADC_DR_RDATA_Msk

#define	ADC_JSQR_JL_Pos (0U)

#define	ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos)

#define	ADC_JSQR_JL ADC_JSQR_JL_Msk

#define	ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos)

#define	ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos)

#define	ADC_JSQR_JEXTSEL_Pos (2U)

#define	ADC_JSQR_JEXTSEL_Msk (0x1FUL << ADC_JSQR_JEXTSEL_Pos)

#define	ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk

#define	ADC_JSQR_JEXTSEL_0 (0x1UL << ADC_JSQR_JEXTSEL_Pos)

#define	ADC_JSQR_JEXTSEL_1 (0x2UL << ADC_JSQR_JEXTSEL_Pos)

#define	ADC_JSQR_JEXTSEL_2 (0x4UL << ADC_JSQR_JEXTSEL_Pos)

#define	ADC_JSQR_JEXTSEL_3 (0x8UL << ADC_JSQR_JEXTSEL_Pos)

#define	ADC_JSQR_JEXTSEL_4 (0x10UL << ADC_JSQR_JEXTSEL_Pos)

#define	ADC_JSQR_JEXTEN_Pos (7U)

#define	ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos)

#define	ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk

#define	ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos)

#define	ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos)

#define	ADC_JSQR_JSQ1_Pos (9U)

#define	ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos)

#define	ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk

#define	ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos)

#define	ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos)

#define	ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos)

#define	ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos)

#define	ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos)

#define	ADC_JSQR_JSQ2_Pos (15U)

#define	ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos)

#define	ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk

#define	ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos)

#define	ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos)

#define	ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos)

#define	ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos)

#define	ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos)

#define	ADC_JSQR_JSQ3_Pos (21U)

#define	ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos)

#define	ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk

#define	ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos)

#define	ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos)

#define	ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos)

#define	ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos)

#define	ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos)

#define	ADC_JSQR_JSQ4_Pos (27U)

#define	ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos)

#define	ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk

#define	ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos)

#define	ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos)

#define	ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos)

#define	ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos)

#define	ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos)

#define	ADC_OFR1_OFFSET1_Pos (0U)

#define	ADC_OFR1_OFFSET1_Msk (0xFFFUL << ADC_OFR1_OFFSET1_Pos)

#define	ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk

#define	ADC_OFR1_OFFSETPOS_Pos (24U)

#define	ADC_OFR1_OFFSETPOS_Msk (0x1UL << ADC_OFR1_OFFSETPOS_Pos)

#define	ADC_OFR1_OFFSETPOS ADC_OFR1_OFFSETPOS_Msk

#define	ADC_OFR1_SATEN_Pos (25U)

#define	ADC_OFR1_SATEN_Msk (0x1UL << ADC_OFR1_SATEN_Pos)

#define	ADC_OFR1_SATEN ADC_OFR1_SATEN_Msk

#define	ADC_OFR1_OFFSET1_CH_Pos (26U)

#define	ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos)

#define	ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk

#define	ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos)

#define	ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos)

#define	ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos)

#define	ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos)

#define	ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos)

#define	ADC_OFR1_OFFSET1_EN_Pos (31U)

#define	ADC_OFR1_OFFSET1_EN_Msk (0x1UL << ADC_OFR1_OFFSET1_EN_Pos)

#define	ADC_OFR1_OFFSET1_EN ADC_OFR1_OFFSET1_EN_Msk

#define	ADC_OFR2_OFFSET2_Pos (0U)

#define	ADC_OFR2_OFFSET2_Msk (0xFFFUL << ADC_OFR2_OFFSET2_Pos)

#define	ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk

#define	ADC_OFR2_OFFSETPOS_Pos (24U)

#define	ADC_OFR2_OFFSETPOS_Msk (0x1UL << ADC_OFR2_OFFSETPOS_Pos)

#define	ADC_OFR2_OFFSETPOS ADC_OFR2_OFFSETPOS_Msk

#define	ADC_OFR2_SATEN_Pos (25U)

#define	ADC_OFR2_SATEN_Msk (0x1UL << ADC_OFR2_SATEN_Pos)

#define	ADC_OFR2_SATEN ADC_OFR2_SATEN_Msk

#define	ADC_OFR2_OFFSET2_CH_Pos (26U)

#define	ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos)

#define	ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk

#define	ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos)

#define	ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos)

#define	ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos)

#define	ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos)

#define	ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos)

#define	ADC_OFR2_OFFSET2_EN_Pos (31U)

#define	ADC_OFR2_OFFSET2_EN_Msk (0x1UL << ADC_OFR2_OFFSET2_EN_Pos)

#define	ADC_OFR2_OFFSET2_EN ADC_OFR2_OFFSET2_EN_Msk

#define	ADC_OFR3_OFFSET3_Pos (0U)

#define	ADC_OFR3_OFFSET3_Msk (0xFFFUL << ADC_OFR3_OFFSET3_Pos)

#define	ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk

#define	ADC_OFR3_OFFSETPOS_Pos (24U)

#define	ADC_OFR3_OFFSETPOS_Msk (0x1UL << ADC_OFR3_OFFSETPOS_Pos)

#define	ADC_OFR3_OFFSETPOS ADC_OFR3_OFFSETPOS_Msk

#define	ADC_OFR3_SATEN_Pos (25U)

#define	ADC_OFR3_SATEN_Msk (0x1UL << ADC_OFR3_SATEN_Pos)

#define	ADC_OFR3_SATEN ADC_OFR3_SATEN_Msk

#define	ADC_OFR3_OFFSET3_CH_Pos (26U)

#define	ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos)

#define	ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk

#define	ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos)

#define	ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos)

#define	ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos)

#define	ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos)

#define	ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos)

#define	ADC_OFR3_OFFSET3_EN_Pos (31U)

#define	ADC_OFR3_OFFSET3_EN_Msk (0x1UL << ADC_OFR3_OFFSET3_EN_Pos)

#define	ADC_OFR3_OFFSET3_EN ADC_OFR3_OFFSET3_EN_Msk

#define	ADC_OFR4_OFFSET4_Pos (0U)

#define	ADC_OFR4_OFFSET4_Msk (0xFFFUL << ADC_OFR4_OFFSET4_Pos)

#define	ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk

#define	ADC_OFR4_OFFSETPOS_Pos (24U)

#define	ADC_OFR4_OFFSETPOS_Msk (0x1UL << ADC_OFR4_OFFSETPOS_Pos)

#define	ADC_OFR4_OFFSETPOS ADC_OFR4_OFFSETPOS_Msk

#define	ADC_OFR4_SATEN_Pos (25U)

#define	ADC_OFR4_SATEN_Msk (0x1UL << ADC_OFR4_SATEN_Pos)

#define	ADC_OFR4_SATEN ADC_OFR4_SATEN_Msk

#define	ADC_OFR4_OFFSET4_CH_Pos (26U)

#define	ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos)

#define	ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk

#define	ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos)

#define	ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos)

#define	ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos)

#define	ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos)

#define	ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos)

#define	ADC_OFR4_OFFSET4_EN_Pos (31U)

#define	ADC_OFR4_OFFSET4_EN_Msk (0x1UL << ADC_OFR4_OFFSET4_EN_Pos)

#define	ADC_OFR4_OFFSET4_EN ADC_OFR4_OFFSET4_EN_Msk

#define	ADC_JDR1_JDATA_Pos (0U)

#define	ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos)

#define	ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk

#define	ADC_JDR2_JDATA_Pos (0U)

#define	ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos)

#define	ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk

#define	ADC_JDR3_JDATA_Pos (0U)

#define	ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos)

#define	ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk

#define	ADC_JDR4_JDATA_Pos (0U)

#define	ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos)

#define	ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk

#define	ADC_AWD2CR_AWD2CH_Pos (0U)

#define	ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk

#define	ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos)

#define	ADC_AWD3CR_AWD3CH_Pos (0U)

#define	ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk

#define	ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos)

#define	ADC_DIFSEL_DIFSEL_Pos (0U)

#define	ADC_DIFSEL_DIFSEL_Msk (0x7FFFFUL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk

#define	ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos)

#define	ADC_CALFACT_CALFACT_S_Pos (0U)

#define	ADC_CALFACT_CALFACT_S_Msk (0x7FUL << ADC_CALFACT_CALFACT_S_Pos)

#define	ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk

#define	ADC_CALFACT_CALFACT_S_0 (0x01UL << ADC_CALFACT_CALFACT_S_Pos)

#define	ADC_CALFACT_CALFACT_S_1 (0x02UL << ADC_CALFACT_CALFACT_S_Pos)

#define	ADC_CALFACT_CALFACT_S_2 (0x04UL << ADC_CALFACT_CALFACT_S_Pos)

#define	ADC_CALFACT_CALFACT_S_3 (0x08UL << ADC_CALFACT_CALFACT_S_Pos)

#define	ADC_CALFACT_CALFACT_S_4 (0x10UL << ADC_CALFACT_CALFACT_S_Pos)

#define	ADC_CALFACT_CALFACT_S_5 (0x20UL << ADC_CALFACT_CALFACT_S_Pos)

#define	ADC_CALFACT_CALFACT_S_6 (0x40UL << ADC_CALFACT_CALFACT_S_Pos)

#define	ADC_CALFACT_CALFACT_D_Pos (16U)

#define	ADC_CALFACT_CALFACT_D_Msk (0x7FUL << ADC_CALFACT_CALFACT_D_Pos)

#define	ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk

#define	ADC_CALFACT_CALFACT_D_0 (0x01UL << ADC_CALFACT_CALFACT_D_Pos)

#define	ADC_CALFACT_CALFACT_D_1 (0x02UL << ADC_CALFACT_CALFACT_D_Pos)

#define	ADC_CALFACT_CALFACT_D_2 (0x04UL << ADC_CALFACT_CALFACT_D_Pos)

#define	ADC_CALFACT_CALFACT_D_3 (0x08UL << ADC_CALFACT_CALFACT_D_Pos)

#define	ADC_CALFACT_CALFACT_D_4 (0x10UL << ADC_CALFACT_CALFACT_D_Pos)

#define	ADC_CALFACT_CALFACT_D_5 (0x20UL << ADC_CALFACT_CALFACT_D_Pos)

#define	ADC_CALFACT_CALFACT_D_6 (0x40UL << ADC_CALFACT_CALFACT_D_Pos)

#define	ADC_GCOMP_GCOMPCOEFF_Pos (0U)

#define	ADC_GCOMP_GCOMPCOEFF_Msk (0x3FFFUL << ADC_GCOMP_GCOMPCOEFF_Pos)

#define	ADC_GCOMP_GCOMPCOEFF ADC_GCOMP_GCOMPCOEFF_Msk

#define	ADC_CSR_ADRDY_MST_Pos (0U)

#define	ADC_CSR_ADRDY_MST_Msk (0x1UL << ADC_CSR_ADRDY_MST_Pos)

#define	ADC_CSR_ADRDY_MST ADC_CSR_ADRDY_MST_Msk

#define	ADC_CSR_EOSMP_MST_Pos (1U)

#define	ADC_CSR_EOSMP_MST_Msk (0x1UL << ADC_CSR_EOSMP_MST_Pos)

#define	ADC_CSR_EOSMP_MST ADC_CSR_EOSMP_MST_Msk

#define	ADC_CSR_EOC_MST_Pos (2U)

#define	ADC_CSR_EOC_MST_Msk (0x1UL << ADC_CSR_EOC_MST_Pos)

#define	ADC_CSR_EOC_MST ADC_CSR_EOC_MST_Msk

#define	ADC_CSR_EOS_MST_Pos (3U)

#define	ADC_CSR_EOS_MST_Msk (0x1UL << ADC_CSR_EOS_MST_Pos)

#define	ADC_CSR_EOS_MST ADC_CSR_EOS_MST_Msk

#define	ADC_CSR_OVR_MST_Pos (4U)

#define	ADC_CSR_OVR_MST_Msk (0x1UL << ADC_CSR_OVR_MST_Pos)

#define	ADC_CSR_OVR_MST ADC_CSR_OVR_MST_Msk

#define	ADC_CSR_JEOC_MST_Pos (5U)

#define	ADC_CSR_JEOC_MST_Msk (0x1UL << ADC_CSR_JEOC_MST_Pos)

#define	ADC_CSR_JEOC_MST ADC_CSR_JEOC_MST_Msk

#define	ADC_CSR_JEOS_MST_Pos (6U)

#define	ADC_CSR_JEOS_MST_Msk (0x1UL << ADC_CSR_JEOS_MST_Pos)

#define	ADC_CSR_JEOS_MST ADC_CSR_JEOS_MST_Msk

#define	ADC_CSR_AWD1_MST_Pos (7U)

#define	ADC_CSR_AWD1_MST_Msk (0x1UL << ADC_CSR_AWD1_MST_Pos)

#define	ADC_CSR_AWD1_MST ADC_CSR_AWD1_MST_Msk

#define	ADC_CSR_AWD2_MST_Pos (8U)

#define	ADC_CSR_AWD2_MST_Msk (0x1UL << ADC_CSR_AWD2_MST_Pos)

#define	ADC_CSR_AWD2_MST ADC_CSR_AWD2_MST_Msk

#define	ADC_CSR_AWD3_MST_Pos (9U)

#define	ADC_CSR_AWD3_MST_Msk (0x1UL << ADC_CSR_AWD3_MST_Pos)

#define	ADC_CSR_AWD3_MST ADC_CSR_AWD3_MST_Msk

#define	ADC_CSR_JQOVF_MST_Pos (10U)

#define	ADC_CSR_JQOVF_MST_Msk (0x1UL << ADC_CSR_JQOVF_MST_Pos)

#define	ADC_CSR_JQOVF_MST ADC_CSR_JQOVF_MST_Msk

#define	ADC_CSR_ADRDY_SLV_Pos (16U)

#define	ADC_CSR_ADRDY_SLV_Msk (0x1UL << ADC_CSR_ADRDY_SLV_Pos)

#define	ADC_CSR_ADRDY_SLV ADC_CSR_ADRDY_SLV_Msk

#define	ADC_CSR_EOSMP_SLV_Pos (17U)

#define	ADC_CSR_EOSMP_SLV_Msk (0x1UL << ADC_CSR_EOSMP_SLV_Pos)

#define	ADC_CSR_EOSMP_SLV ADC_CSR_EOSMP_SLV_Msk

#define	ADC_CSR_EOC_SLV_Pos (18U)

#define	ADC_CSR_EOC_SLV_Msk (0x1UL << ADC_CSR_EOC_SLV_Pos)

#define	ADC_CSR_EOC_SLV ADC_CSR_EOC_SLV_Msk

#define	ADC_CSR_EOS_SLV_Pos (19U)

#define	ADC_CSR_EOS_SLV_Msk (0x1UL << ADC_CSR_EOS_SLV_Pos)

#define	ADC_CSR_EOS_SLV ADC_CSR_EOS_SLV_Msk

#define	ADC_CSR_OVR_SLV_Pos (20U)

#define	ADC_CSR_OVR_SLV_Msk (0x1UL << ADC_CSR_OVR_SLV_Pos)

#define	ADC_CSR_OVR_SLV ADC_CSR_OVR_SLV_Msk

#define	ADC_CSR_JEOC_SLV_Pos (21U)

#define	ADC_CSR_JEOC_SLV_Msk (0x1UL << ADC_CSR_JEOC_SLV_Pos)

#define	ADC_CSR_JEOC_SLV ADC_CSR_JEOC_SLV_Msk

#define	ADC_CSR_JEOS_SLV_Pos (22U)

#define	ADC_CSR_JEOS_SLV_Msk (0x1UL << ADC_CSR_JEOS_SLV_Pos)

#define	ADC_CSR_JEOS_SLV ADC_CSR_JEOS_SLV_Msk

#define	ADC_CSR_AWD1_SLV_Pos (23U)

#define	ADC_CSR_AWD1_SLV_Msk (0x1UL << ADC_CSR_AWD1_SLV_Pos)

#define	ADC_CSR_AWD1_SLV ADC_CSR_AWD1_SLV_Msk

#define	ADC_CSR_AWD2_SLV_Pos (24U)

#define	ADC_CSR_AWD2_SLV_Msk (0x1UL << ADC_CSR_AWD2_SLV_Pos)

#define	ADC_CSR_AWD2_SLV ADC_CSR_AWD2_SLV_Msk

#define	ADC_CSR_AWD3_SLV_Pos (25U)

#define	ADC_CSR_AWD3_SLV_Msk (0x1UL << ADC_CSR_AWD3_SLV_Pos)

#define	ADC_CSR_AWD3_SLV ADC_CSR_AWD3_SLV_Msk

#define	ADC_CSR_JQOVF_SLV_Pos (26U)

#define	ADC_CSR_JQOVF_SLV_Msk (0x1UL << ADC_CSR_JQOVF_SLV_Pos)

#define	ADC_CSR_JQOVF_SLV ADC_CSR_JQOVF_SLV_Msk

#define	ADC_CCR_DUAL_Pos (0U)

#define	ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos)

#define	ADC_CCR_DUAL ADC_CCR_DUAL_Msk

#define	ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos)

#define	ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos)

#define	ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos)

#define	ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos)

#define	ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos)

#define	ADC_CCR_DELAY_Pos (8U)

#define	ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos)

#define	ADC_CCR_DELAY ADC_CCR_DELAY_Msk

#define	ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos)

#define	ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos)

#define	ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos)

#define	ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos)

#define	ADC_CCR_DMACFG_Pos (13U)

#define	ADC_CCR_DMACFG_Msk (0x1UL << ADC_CCR_DMACFG_Pos)

#define	ADC_CCR_DMACFG ADC_CCR_DMACFG_Msk

#define	ADC_CCR_MDMA_Pos (14U)

#define	ADC_CCR_MDMA_Msk (0x3UL << ADC_CCR_MDMA_Pos)

#define	ADC_CCR_MDMA ADC_CCR_MDMA_Msk

#define	ADC_CCR_MDMA_0 (0x1UL << ADC_CCR_MDMA_Pos)

#define	ADC_CCR_MDMA_1 (0x2UL << ADC_CCR_MDMA_Pos)

#define	ADC_CCR_CKMODE_Pos (16U)

#define	ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos)

#define	ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk

#define	ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos)

#define	ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos)

#define	ADC_CCR_PRESC_Pos (18U)

#define	ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos)

#define	ADC_CCR_PRESC ADC_CCR_PRESC_Msk

#define	ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos)

#define	ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos)

#define	ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos)

#define	ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos)

#define	ADC_CCR_VREFEN_Pos (22U)

#define	ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos)

#define	ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk

#define	ADC_CCR_VSENSESEL_Pos (23U)

#define	ADC_CCR_VSENSESEL_Msk (0x1UL << ADC_CCR_VSENSESEL_Pos)

#define	ADC_CCR_VSENSESEL ADC_CCR_VSENSESEL_Msk

#define	ADC_CCR_VBATSEL_Pos (24U)

#define	ADC_CCR_VBATSEL_Msk (0x1UL << ADC_CCR_VBATSEL_Pos)

#define	ADC_CCR_VBATSEL ADC_CCR_VBATSEL_Msk

#define	ADC_CDR_RDATA_MST_Pos (0U)

#define	ADC_CDR_RDATA_MST_Msk (0xFFFFUL << ADC_CDR_RDATA_MST_Pos)

#define	ADC_CDR_RDATA_MST ADC_CDR_RDATA_MST_Msk

#define	ADC_CDR_RDATA_SLV_Pos (16U)

#define	ADC_CDR_RDATA_SLV_Msk (0xFFFFUL << ADC_CDR_RDATA_SLV_Pos)

#define	ADC_CDR_RDATA_SLV ADC_CDR_RDATA_SLV_Msk

#define	COMP_CSR_EN_Pos (0U)

#define	COMP_CSR_EN_Msk (0x1UL << COMP_CSR_EN_Pos)

#define	COMP_CSR_EN COMP_CSR_EN_Msk

#define	COMP_CSR_INMSEL_Pos (4U)

#define	COMP_CSR_INMSEL_Msk (0xFUL << COMP_CSR_INMSEL_Pos)

#define	COMP_CSR_INMSEL COMP_CSR_INMSEL_Msk

#define	COMP_CSR_INMSEL_0 (0x1UL << COMP_CSR_INMSEL_Pos)

#define	COMP_CSR_INMSEL_1 (0x2UL << COMP_CSR_INMSEL_Pos)

#define	COMP_CSR_INMSEL_2 (0x4UL << COMP_CSR_INMSEL_Pos)

#define	COMP_CSR_INMSEL_3 (0x8UL << COMP_CSR_INMSEL_Pos)

#define	COMP_CSR_INPSEL_Pos (8U)

#define	COMP_CSR_INPSEL_Msk (0x1UL << COMP_CSR_INPSEL_Pos)

#define	COMP_CSR_INPSEL COMP_CSR_INPSEL_Msk

#define	COMP_CSR_POLARITY_Pos (15U)

#define	COMP_CSR_POLARITY_Msk (0x1UL << COMP_CSR_POLARITY_Pos)

#define	COMP_CSR_POLARITY COMP_CSR_POLARITY_Msk

#define	COMP_CSR_HYST_Pos (16U)

#define	COMP_CSR_HYST_Msk (0x7UL << COMP_CSR_HYST_Pos)

#define	COMP_CSR_HYST COMP_CSR_HYST_Msk

#define	COMP_CSR_HYST_0 (0x1UL << COMP_CSR_HYST_Pos)

#define	COMP_CSR_HYST_1 (0x2UL << COMP_CSR_HYST_Pos)

#define	COMP_CSR_HYST_2 (0x4UL << COMP_CSR_HYST_Pos)

#define	COMP_CSR_BLANKING_Pos (19U)

#define	COMP_CSR_BLANKING_Msk (0x7UL << COMP_CSR_BLANKING_Pos)

#define	COMP_CSR_BLANKING COMP_CSR_BLANKING_Msk

#define	COMP_CSR_BLANKING_0 (0x1UL << COMP_CSR_BLANKING_Pos)

#define	COMP_CSR_BLANKING_1 (0x2UL << COMP_CSR_BLANKING_Pos)

#define	COMP_CSR_BLANKING_2 (0x4UL << COMP_CSR_BLANKING_Pos)

#define	COMP_CSR_BRGEN_Pos (22U)

#define	COMP_CSR_BRGEN_Msk (0x1UL << COMP_CSR_BRGEN_Pos)

#define	COMP_CSR_BRGEN COMP_CSR_BRGEN_Msk

#define	COMP_CSR_SCALEN_Pos (23U)

#define	COMP_CSR_SCALEN_Msk (0x1UL << COMP_CSR_SCALEN_Pos)

#define	COMP_CSR_SCALEN COMP_CSR_SCALEN_Msk

#define	COMP_CSR_VALUE_Pos (30U)

#define	COMP_CSR_VALUE_Msk (0x1UL << COMP_CSR_VALUE_Pos)

#define	COMP_CSR_VALUE COMP_CSR_VALUE_Msk

#define	COMP_CSR_LOCK_Pos (31U)

#define	COMP_CSR_LOCK_Msk (0x1UL << COMP_CSR_LOCK_Pos)

#define	COMP_CSR_LOCK COMP_CSR_LOCK_Msk

#define	CORDIC_CSR_FUNC_Pos (0U)

#define	CORDIC_CSR_FUNC_Msk (0xFUL << CORDIC_CSR_FUNC_Pos)

#define	CORDIC_CSR_FUNC CORDIC_CSR_FUNC_Msk

#define	CORDIC_CSR_FUNC_0 (0x1UL << CORDIC_CSR_FUNC_Pos)

#define	CORDIC_CSR_FUNC_1 (0x2UL << CORDIC_CSR_FUNC_Pos)

#define	CORDIC_CSR_FUNC_2 (0x4UL << CORDIC_CSR_FUNC_Pos)

#define	CORDIC_CSR_FUNC_3 (0x8UL << CORDIC_CSR_FUNC_Pos)

#define	CORDIC_CSR_PRECISION_Pos (4U)

#define	CORDIC_CSR_PRECISION_Msk (0xFUL << CORDIC_CSR_PRECISION_Pos)

#define	CORDIC_CSR_PRECISION CORDIC_CSR_PRECISION_Msk

#define	CORDIC_CSR_PRECISION_0 (0x1UL << CORDIC_CSR_PRECISION_Pos)

#define	CORDIC_CSR_PRECISION_1 (0x2UL << CORDIC_CSR_PRECISION_Pos)

#define	CORDIC_CSR_PRECISION_2 (0x4UL << CORDIC_CSR_PRECISION_Pos)

#define	CORDIC_CSR_PRECISION_3 (0x8UL << CORDIC_CSR_PRECISION_Pos)

#define	CORDIC_CSR_SCALE_Pos (8U)

#define	CORDIC_CSR_SCALE_Msk (0x7UL << CORDIC_CSR_SCALE_Pos)

#define	CORDIC_CSR_SCALE CORDIC_CSR_SCALE_Msk

#define	CORDIC_CSR_SCALE_0 (0x1UL << CORDIC_CSR_SCALE_Pos)

#define	CORDIC_CSR_SCALE_1 (0x2UL << CORDIC_CSR_SCALE_Pos)

#define	CORDIC_CSR_SCALE_2 (0x4UL << CORDIC_CSR_SCALE_Pos)

#define	CORDIC_CSR_IEN_Pos (16U)

#define	CORDIC_CSR_IEN_Msk (0x1UL << CORDIC_CSR_IEN_Pos)

#define	CORDIC_CSR_IEN CORDIC_CSR_IEN_Msk

#define	CORDIC_CSR_DMAREN_Pos (17U)

#define	CORDIC_CSR_DMAREN_Msk (0x1UL << CORDIC_CSR_DMAREN_Pos)

#define	CORDIC_CSR_DMAREN CORDIC_CSR_DMAREN_Msk

#define	CORDIC_CSR_DMAWEN_Pos (18U)

#define	CORDIC_CSR_DMAWEN_Msk (0x1UL << CORDIC_CSR_DMAWEN_Pos)

#define	CORDIC_CSR_DMAWEN CORDIC_CSR_DMAWEN_Msk

#define	CORDIC_CSR_NRES_Pos (19U)

#define	CORDIC_CSR_NRES_Msk (0x1UL << CORDIC_CSR_NRES_Pos)

#define	CORDIC_CSR_NRES CORDIC_CSR_NRES_Msk

#define	CORDIC_CSR_NARGS_Pos (20U)

#define	CORDIC_CSR_NARGS_Msk (0x1UL << CORDIC_CSR_NARGS_Pos)

#define	CORDIC_CSR_NARGS CORDIC_CSR_NARGS_Msk

#define	CORDIC_CSR_RESSIZE_Pos (21U)

#define	CORDIC_CSR_RESSIZE_Msk (0x1UL << CORDIC_CSR_RESSIZE_Pos)

#define	CORDIC_CSR_RESSIZE CORDIC_CSR_RESSIZE_Msk

#define	CORDIC_CSR_ARGSIZE_Pos (22U)

#define	CORDIC_CSR_ARGSIZE_Msk (0x1UL << CORDIC_CSR_ARGSIZE_Pos)

#define	CORDIC_CSR_ARGSIZE CORDIC_CSR_ARGSIZE_Msk

#define	CORDIC_CSR_RRDY_Pos (31U)

#define	CORDIC_CSR_RRDY_Msk (0x1UL << CORDIC_CSR_RRDY_Pos)

#define	CORDIC_CSR_RRDY CORDIC_CSR_RRDY_Msk

#define	CORDIC_WDATA_ARG_Pos (0U)

#define	CORDIC_WDATA_ARG_Msk (0xFFFFFFFFUL << CORDIC_WDATA_ARG_Pos)

#define	CORDIC_WDATA_ARG CORDIC_WDATA_ARG_Msk

#define	CORDIC_RDATA_RES_Pos (0U)

#define	CORDIC_RDATA_RES_Msk (0xFFFFFFFFUL << CORDIC_RDATA_RES_Pos)

#define	CORDIC_RDATA_RES CORDIC_RDATA_RES_Msk

#define	CRC_DR_DR_Pos (0U)

#define	CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos)

#define	CRC_DR_DR CRC_DR_DR_Msk

#define	CRC_IDR_IDR_Pos (0U)

#define	CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos)

#define	CRC_IDR_IDR CRC_IDR_IDR_Msk

#define	CRC_CR_RESET_Pos (0U)

#define	CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos)

#define	CRC_CR_RESET CRC_CR_RESET_Msk

#define	CRC_CR_POLYSIZE_Pos (3U)

#define	CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos)

#define	CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk

#define	CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos)

#define	CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos)

#define	CRC_CR_REV_IN_Pos (5U)

#define	CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos)

#define	CRC_CR_REV_IN CRC_CR_REV_IN_Msk

#define	CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos)

#define	CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos)

#define	CRC_CR_REV_OUT_Pos (7U)

#define	CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos)

#define	CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk

#define	CRC_INIT_INIT_Pos (0U)

#define	CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)

#define	CRC_INIT_INIT CRC_INIT_INIT_Msk

#define	CRC_POL_POL_Pos (0U)

#define	CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos)

#define	CRC_POL_POL CRC_POL_POL_Msk

#define	CRS_CR_SYNCOKIE_Pos (0U)

#define	CRS_CR_SYNCOKIE_Msk (0x1UL << CRS_CR_SYNCOKIE_Pos)

#define	CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE_Msk

#define	CRS_CR_SYNCWARNIE_Pos (1U)

#define	CRS_CR_SYNCWARNIE_Msk (0x1UL << CRS_CR_SYNCWARNIE_Pos)

#define	CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE_Msk

#define	CRS_CR_ERRIE_Pos (2U)

#define	CRS_CR_ERRIE_Msk (0x1UL << CRS_CR_ERRIE_Pos)

#define	CRS_CR_ERRIE CRS_CR_ERRIE_Msk

#define	CRS_CR_ESYNCIE_Pos (3U)

#define	CRS_CR_ESYNCIE_Msk (0x1UL << CRS_CR_ESYNCIE_Pos)

#define	CRS_CR_ESYNCIE CRS_CR_ESYNCIE_Msk

#define	CRS_CR_CEN_Pos (5U)

#define	CRS_CR_CEN_Msk (0x1UL << CRS_CR_CEN_Pos)

#define	CRS_CR_CEN CRS_CR_CEN_Msk

#define	CRS_CR_AUTOTRIMEN_Pos (6U)

#define	CRS_CR_AUTOTRIMEN_Msk (0x1UL << CRS_CR_AUTOTRIMEN_Pos)

#define	CRS_CR_AUTOTRIMEN CRS_CR_AUTOTRIMEN_Msk

#define	CRS_CR_SWSYNC_Pos (7U)

#define	CRS_CR_SWSYNC_Msk (0x1UL << CRS_CR_SWSYNC_Pos)

#define	CRS_CR_SWSYNC CRS_CR_SWSYNC_Msk

#define	CRS_CR_TRIM_Pos (8U)

#define	CRS_CR_TRIM_Msk (0x7FUL << CRS_CR_TRIM_Pos)

#define	CRS_CR_TRIM CRS_CR_TRIM_Msk

#define	CRS_CFGR_RELOAD_Pos (0U)

#define	CRS_CFGR_RELOAD_Msk (0xFFFFUL << CRS_CFGR_RELOAD_Pos)

#define	CRS_CFGR_RELOAD CRS_CFGR_RELOAD_Msk

#define	CRS_CFGR_FELIM_Pos (16U)

#define	CRS_CFGR_FELIM_Msk (0xFFUL << CRS_CFGR_FELIM_Pos)

#define	CRS_CFGR_FELIM CRS_CFGR_FELIM_Msk

#define	CRS_CFGR_SYNCDIV_Pos (24U)

#define	CRS_CFGR_SYNCDIV_Msk (0x7UL << CRS_CFGR_SYNCDIV_Pos)

#define	CRS_CFGR_SYNCDIV CRS_CFGR_SYNCDIV_Msk

#define	CRS_CFGR_SYNCDIV_0 (0x1UL << CRS_CFGR_SYNCDIV_Pos)

#define	CRS_CFGR_SYNCDIV_1 (0x2UL << CRS_CFGR_SYNCDIV_Pos)

#define	CRS_CFGR_SYNCDIV_2 (0x4UL << CRS_CFGR_SYNCDIV_Pos)

#define	CRS_CFGR_SYNCSRC_Pos (28U)

#define	CRS_CFGR_SYNCSRC_Msk (0x3UL << CRS_CFGR_SYNCSRC_Pos)

#define	CRS_CFGR_SYNCSRC CRS_CFGR_SYNCSRC_Msk

#define	CRS_CFGR_SYNCSRC_0 (0x1UL << CRS_CFGR_SYNCSRC_Pos)

#define	CRS_CFGR_SYNCSRC_1 (0x2UL << CRS_CFGR_SYNCSRC_Pos)

#define	CRS_CFGR_SYNCPOL_Pos (31U)

#define	CRS_CFGR_SYNCPOL_Msk (0x1UL << CRS_CFGR_SYNCPOL_Pos)

#define	CRS_CFGR_SYNCPOL CRS_CFGR_SYNCPOL_Msk

#define	CRS_ISR_SYNCOKF_Pos (0U)

#define	CRS_ISR_SYNCOKF_Msk (0x1UL << CRS_ISR_SYNCOKF_Pos)

#define	CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF_Msk

#define	CRS_ISR_SYNCWARNF_Pos (1U)

#define	CRS_ISR_SYNCWARNF_Msk (0x1UL << CRS_ISR_SYNCWARNF_Pos)

#define	CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF_Msk

#define	CRS_ISR_ERRF_Pos (2U)

#define	CRS_ISR_ERRF_Msk (0x1UL << CRS_ISR_ERRF_Pos)

#define	CRS_ISR_ERRF CRS_ISR_ERRF_Msk

#define	CRS_ISR_ESYNCF_Pos (3U)

#define	CRS_ISR_ESYNCF_Msk (0x1UL << CRS_ISR_ESYNCF_Pos)

#define	CRS_ISR_ESYNCF CRS_ISR_ESYNCF_Msk

#define	CRS_ISR_SYNCERR_Pos (8U)

#define	CRS_ISR_SYNCERR_Msk (0x1UL << CRS_ISR_SYNCERR_Pos)

#define	CRS_ISR_SYNCERR CRS_ISR_SYNCERR_Msk

#define	CRS_ISR_SYNCMISS_Pos (9U)

#define	CRS_ISR_SYNCMISS_Msk (0x1UL << CRS_ISR_SYNCMISS_Pos)

#define	CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS_Msk

#define	CRS_ISR_TRIMOVF_Pos (10U)

#define	CRS_ISR_TRIMOVF_Msk (0x1UL << CRS_ISR_TRIMOVF_Pos)

#define	CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF_Msk

#define	CRS_ISR_FEDIR_Pos (15U)

#define	CRS_ISR_FEDIR_Msk (0x1UL << CRS_ISR_FEDIR_Pos)

#define	CRS_ISR_FEDIR CRS_ISR_FEDIR_Msk

#define	CRS_ISR_FECAP_Pos (16U)

#define	CRS_ISR_FECAP_Msk (0xFFFFUL << CRS_ISR_FECAP_Pos)

#define	CRS_ISR_FECAP CRS_ISR_FECAP_Msk

#define	CRS_ICR_SYNCOKC_Pos (0U)

#define	CRS_ICR_SYNCOKC_Msk (0x1UL << CRS_ICR_SYNCOKC_Pos)

#define	CRS_ICR_SYNCOKC CRS_ICR_SYNCOKC_Msk

#define	CRS_ICR_SYNCWARNC_Pos (1U)

#define	CRS_ICR_SYNCWARNC_Msk (0x1UL << CRS_ICR_SYNCWARNC_Pos)

#define	CRS_ICR_SYNCWARNC CRS_ICR_SYNCWARNC_Msk

#define	CRS_ICR_ERRC_Pos (2U)

#define	CRS_ICR_ERRC_Msk (0x1UL << CRS_ICR_ERRC_Pos)

#define	CRS_ICR_ERRC CRS_ICR_ERRC_Msk

#define	CRS_ICR_ESYNCC_Pos (3U)

#define	CRS_ICR_ESYNCC_Msk (0x1UL << CRS_ICR_ESYNCC_Pos)

#define	CRS_ICR_ESYNCC CRS_ICR_ESYNCC_Msk

#define	DAC_CHANNEL2_SUPPORT

#define	DAC_CR_EN1_Pos (0U)

#define	DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos)

#define	DAC_CR_EN1 DAC_CR_EN1_Msk

#define	DAC_CR_TEN1_Pos (1U)

#define	DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos)

#define	DAC_CR_TEN1 DAC_CR_TEN1_Msk

#define	DAC_CR_TSEL1_Pos (2U)

#define	DAC_CR_TSEL1_Msk (0xFUL << DAC_CR_TSEL1_Pos)

#define	DAC_CR_TSEL1 DAC_CR_TSEL1_Msk

#define	DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos)

#define	DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos)

#define	DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos)

#define	DAC_CR_TSEL1_3 (0x8UL << DAC_CR_TSEL1_Pos)

#define	DAC_CR_WAVE1_Pos (6U)

#define	DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos)

#define	DAC_CR_WAVE1 DAC_CR_WAVE1_Msk

#define	DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos)

#define	DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos)

#define	DAC_CR_MAMP1_Pos (8U)

#define	DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos)

#define	DAC_CR_MAMP1 DAC_CR_MAMP1_Msk

#define	DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos)

#define	DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos)

#define	DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos)

#define	DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos)

#define	DAC_CR_DMAEN1_Pos (12U)

#define	DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos)

#define	DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk

#define	DAC_CR_DMAUDRIE1_Pos (13U)

#define	DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos)

#define	DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk

#define	DAC_CR_CEN1_Pos (14U)

#define	DAC_CR_CEN1_Msk (0x1UL << DAC_CR_CEN1_Pos)

#define	DAC_CR_CEN1 DAC_CR_CEN1_Msk

#define	DAC_CR_HFSEL_Pos (15U)

#define	DAC_CR_HFSEL_Msk (0x1UL << DAC_CR_HFSEL_Pos)

#define	DAC_CR_HFSEL DAC_CR_HFSEL_Msk

#define	DAC_CR_EN2_Pos (16U)

#define	DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos)

#define	DAC_CR_EN2 DAC_CR_EN2_Msk

#define	DAC_CR_TEN2_Pos (17U)

#define	DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos)

#define	DAC_CR_TEN2 DAC_CR_TEN2_Msk

#define	DAC_CR_TSEL2_Pos (18U)

#define	DAC_CR_TSEL2_Msk (0xFUL << DAC_CR_TSEL2_Pos)

#define	DAC_CR_TSEL2 DAC_CR_TSEL2_Msk

#define	DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos)

#define	DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos)

#define	DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos)

#define	DAC_CR_TSEL2_3 (0x8UL << DAC_CR_TSEL2_Pos)

#define	DAC_CR_WAVE2_Pos (22U)

#define	DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos)

#define	DAC_CR_WAVE2 DAC_CR_WAVE2_Msk

#define	DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos)

#define	DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos)

#define	DAC_CR_MAMP2_Pos (24U)

#define	DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos)

#define	DAC_CR_MAMP2 DAC_CR_MAMP2_Msk

#define	DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos)

#define	DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos)

#define	DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos)

#define	DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos)

#define	DAC_CR_DMAEN2_Pos (28U)

#define	DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos)

#define	DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk

#define	DAC_CR_DMAUDRIE2_Pos (29U)

#define	DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos)

#define	DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk

#define	DAC_CR_CEN2_Pos (30U)

#define	DAC_CR_CEN2_Msk (0x1UL << DAC_CR_CEN2_Pos)

#define	DAC_CR_CEN2 DAC_CR_CEN2_Msk

#define	DAC_SWTRIGR_SWTRIG1_Pos (0U)

#define	DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)

#define	DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk

#define	DAC_SWTRIGR_SWTRIG2_Pos (1U)

#define	DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)

#define	DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk

#define	DAC_SWTRIGR_SWTRIGB1_Pos (16U)

#define	DAC_SWTRIGR_SWTRIGB1_Msk (0x1UL << DAC_SWTRIGR_SWTRIGB1_Pos)

#define	DAC_SWTRIGR_SWTRIGB1 DAC_SWTRIGR_SWTRIGB1_Msk

#define	DAC_SWTRIGR_SWTRIGB2_Pos (17U)

#define	DAC_SWTRIGR_SWTRIGB2_Msk (0x1UL << DAC_SWTRIGR_SWTRIGB2_Pos)

#define	DAC_SWTRIGR_SWTRIGB2 DAC_SWTRIGR_SWTRIGB2_Msk

#define	DAC_DHR12R1_DACC1DHR_Pos (0U)

#define	DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)

#define	DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk

#define	DAC_DHR12R1_DACC1DHRB_Pos (16U)

#define	DAC_DHR12R1_DACC1DHRB_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHRB_Pos)

#define	DAC_DHR12R1_DACC1DHRB DAC_DHR12R1_DACC1DHRB_Msk

#define	DAC_DHR12L1_DACC1DHR_Pos (4U)

#define	DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)

#define	DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk

#define	DAC_DHR12L1_DACC1DHRB_Pos (20U)

#define	DAC_DHR12L1_DACC1DHRB_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHRB_Pos)

#define	DAC_DHR12L1_DACC1DHRB DAC_DHR12L1_DACC1DHRB_Msk

#define	DAC_DHR8R1_DACC1DHR_Pos (0U)

#define	DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)

#define	DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk

#define	DAC_DHR8R1_DACC1DHRB_Pos (8U)

#define	DAC_DHR8R1_DACC1DHRB_Msk (0xFFUL << DAC_DHR8R1_DACC1DHRB_Pos)

#define	DAC_DHR8R1_DACC1DHRB DAC_DHR8R1_DACC1DHRB_Msk

#define	DAC_DHR12R2_DACC2DHR_Pos (0U)

#define	DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)

#define	DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk

#define	DAC_DHR12R2_DACC2DHRB_Pos (16U)

#define	DAC_DHR12R2_DACC2DHRB_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHRB_Pos)

#define	DAC_DHR12R2_DACC2DHRB DAC_DHR12R2_DACC2DHRB_Msk

#define	DAC_DHR12L2_DACC2DHR_Pos (4U)

#define	DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)

#define	DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk

#define	DAC_DHR12L2_DACC2DHRB_Pos (20U)

#define	DAC_DHR12L2_DACC2DHRB_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHRB_Pos)

#define	DAC_DHR12L2_DACC2DHRB DAC_DHR12L2_DACC2DHRB_Msk

#define	DAC_DHR8R2_DACC2DHR_Pos (0U)

#define	DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)

#define	DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk

#define	DAC_DHR8R2_DACC2DHRB_Pos (8U)

#define	DAC_DHR8R2_DACC2DHRB_Msk (0xFFUL << DAC_DHR8R2_DACC2DHRB_Pos)

#define	DAC_DHR8R2_DACC2DHRB DAC_DHR8R2_DACC2DHRB_Msk

#define	DAC_DHR12RD_DACC1DHR_Pos (0U)

#define	DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)

#define	DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk

#define	DAC_DHR12RD_DACC2DHR_Pos (16U)

#define	DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)

#define	DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk

#define	DAC_DHR12LD_DACC1DHR_Pos (4U)

#define	DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)

#define	DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk

#define	DAC_DHR12LD_DACC2DHR_Pos (20U)

#define	DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)

#define	DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk

#define	DAC_DHR8RD_DACC1DHR_Pos (0U)

#define	DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)

#define	DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk

#define	DAC_DHR8RD_DACC2DHR_Pos (8U)

#define	DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)

#define	DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk

#define	DAC_DOR1_DACC1DOR_Pos (0U)

#define	DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)

#define	DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk

#define	DAC_DOR1_DACC1DORB_Pos (16U)

#define	DAC_DOR1_DACC1DORB_Msk (0xFFFUL << DAC_DOR1_DACC1DORB_Pos)

#define	DAC_DOR1_DACC1DORB DAC_DOR1_DACC1DORB_Msk

#define	DAC_DOR2_DACC2DOR_Pos (0U)

#define	DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)

#define	DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk

#define	DAC_DOR2_DACC2DORB_Pos (16U)

#define	DAC_DOR2_DACC2DORB_Msk (0xFFFUL << DAC_DOR2_DACC2DORB_Pos)

#define	DAC_DOR2_DACC2DORB DAC_DOR2_DACC2DORB_Msk

#define	DAC_SR_DAC1RDY_Pos (11U)

#define	DAC_SR_DAC1RDY_Msk (0x1UL << DAC_SR_DAC1RDY_Pos)

#define	DAC_SR_DAC1RDY DAC_SR_DAC1RDY_Msk

#define	DAC_SR_DORSTAT1_Pos (12U)

#define	DAC_SR_DORSTAT1_Msk (0x1UL << DAC_SR_DORSTAT1_Pos)

#define	DAC_SR_DORSTAT1 DAC_SR_DORSTAT1_Msk

#define	DAC_SR_DMAUDR1_Pos (13U)

#define	DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos)

#define	DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk

#define	DAC_SR_CAL_FLAG1_Pos (14U)

#define	DAC_SR_CAL_FLAG1_Msk (0x1UL << DAC_SR_CAL_FLAG1_Pos)

#define	DAC_SR_CAL_FLAG1 DAC_SR_CAL_FLAG1_Msk

#define	DAC_SR_BWST1_Pos (15U)

#define	DAC_SR_BWST1_Msk (0x1UL << DAC_SR_BWST1_Pos)

#define	DAC_SR_BWST1 DAC_SR_BWST1_Msk

#define	DAC_SR_DAC2RDY_Pos (27U)

#define	DAC_SR_DAC2RDY_Msk (0x1UL << DAC_SR_DAC2RDY_Pos)

#define	DAC_SR_DAC2RDY DAC_SR_DAC2RDY_Msk

#define	DAC_SR_DORSTAT2_Pos (28U)

#define	DAC_SR_DORSTAT2_Msk (0x1UL << DAC_SR_DORSTAT2_Pos)

#define	DAC_SR_DORSTAT2 DAC_SR_DORSTAT2_Msk

#define	DAC_SR_DMAUDR2_Pos (29U)

#define	DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos)

#define	DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk

#define	DAC_SR_CAL_FLAG2_Pos (30U)

#define	DAC_SR_CAL_FLAG2_Msk (0x1UL << DAC_SR_CAL_FLAG2_Pos)

#define	DAC_SR_CAL_FLAG2 DAC_SR_CAL_FLAG2_Msk

#define	DAC_SR_BWST2_Pos (31U)

#define	DAC_SR_BWST2_Msk (0x1UL << DAC_SR_BWST2_Pos)

#define	DAC_SR_BWST2 DAC_SR_BWST2_Msk

#define	DAC_CCR_OTRIM1_Pos (0U)

#define	DAC_CCR_OTRIM1_Msk (0x1FUL << DAC_CCR_OTRIM1_Pos)

#define	DAC_CCR_OTRIM1 DAC_CCR_OTRIM1_Msk

#define	DAC_CCR_OTRIM2_Pos (16U)

#define	DAC_CCR_OTRIM2_Msk (0x1FUL << DAC_CCR_OTRIM2_Pos)

#define	DAC_CCR_OTRIM2 DAC_CCR_OTRIM2_Msk

#define	DAC_MCR_MODE1_Pos (0U)

#define	DAC_MCR_MODE1_Msk (0x7UL << DAC_MCR_MODE1_Pos)

#define	DAC_MCR_MODE1 DAC_MCR_MODE1_Msk

#define	DAC_MCR_MODE1_0 (0x1UL << DAC_MCR_MODE1_Pos)

#define	DAC_MCR_MODE1_1 (0x2UL << DAC_MCR_MODE1_Pos)

#define	DAC_MCR_MODE1_2 (0x4UL << DAC_MCR_MODE1_Pos)

#define	DAC_MCR_DMADOUBLE1_Pos (8U)

#define	DAC_MCR_DMADOUBLE1_Msk (0x1UL << DAC_MCR_DMADOUBLE1_Pos)

#define	DAC_MCR_DMADOUBLE1 DAC_MCR_DMADOUBLE1_Msk

#define	DAC_MCR_SINFORMAT1_Pos (9U)

#define	DAC_MCR_SINFORMAT1_Msk (0x1UL << DAC_MCR_SINFORMAT1_Pos)

#define	DAC_MCR_SINFORMAT1 DAC_MCR_SINFORMAT1_Msk

#define	DAC_MCR_HFSEL_Pos (14U)

#define	DAC_MCR_HFSEL_Msk (0x3UL << DAC_MCR_HFSEL_Pos)

#define	DAC_MCR_HFSEL DAC_MCR_HFSEL_Msk

#define	DAC_MCR_HFSEL_0 (0x1UL << DAC_MCR_HFSEL_Pos)

#define	DAC_MCR_HFSEL_1 (0x2UL << DAC_MCR_HFSEL_Pos)

#define	DAC_MCR_MODE2_Pos (16U)

#define	DAC_MCR_MODE2_Msk (0x7UL << DAC_MCR_MODE2_Pos)

#define	DAC_MCR_MODE2 DAC_MCR_MODE2_Msk

#define	DAC_MCR_MODE2_0 (0x1UL << DAC_MCR_MODE2_Pos)

#define	DAC_MCR_MODE2_1 (0x2UL << DAC_MCR_MODE2_Pos)

#define	DAC_MCR_MODE2_2 (0x4UL << DAC_MCR_MODE2_Pos)

#define	DAC_MCR_DMADOUBLE2_Pos (24U)

#define	DAC_MCR_DMADOUBLE2_Msk (0x1UL << DAC_MCR_DMADOUBLE2_Pos)

#define	DAC_MCR_DMADOUBLE2 DAC_MCR_DMADOUBLE2_Msk

#define	DAC_MCR_SINFORMAT2_Pos (25U)

#define	DAC_MCR_SINFORMAT2_Msk (0x1UL << DAC_MCR_SINFORMAT2_Pos)

#define	DAC_MCR_SINFORMAT2 DAC_MCR_SINFORMAT2_Msk

#define	DAC_SHSR1_TSAMPLE1_Pos (0U)

#define	DAC_SHSR1_TSAMPLE1_Msk (0x3FFUL << DAC_SHSR1_TSAMPLE1_Pos)

#define	DAC_SHSR1_TSAMPLE1 DAC_SHSR1_TSAMPLE1_Msk

#define	DAC_SHSR2_TSAMPLE2_Pos (0U)

#define	DAC_SHSR2_TSAMPLE2_Msk (0x3FFUL << DAC_SHSR2_TSAMPLE2_Pos)

#define	DAC_SHSR2_TSAMPLE2 DAC_SHSR2_TSAMPLE2_Msk

#define	DAC_SHHR_THOLD1_Pos (0U)

#define	DAC_SHHR_THOLD1_Msk (0x3FFUL << DAC_SHHR_THOLD1_Pos)

#define	DAC_SHHR_THOLD1 DAC_SHHR_THOLD1_Msk

#define	DAC_SHHR_THOLD2_Pos (16U)

#define	DAC_SHHR_THOLD2_Msk (0x3FFUL << DAC_SHHR_THOLD2_Pos)

#define	DAC_SHHR_THOLD2 DAC_SHHR_THOLD2_Msk

#define	DAC_SHRR_TREFRESH1_Pos (0U)

#define	DAC_SHRR_TREFRESH1_Msk (0xFFUL << DAC_SHRR_TREFRESH1_Pos)

#define	DAC_SHRR_TREFRESH1 DAC_SHRR_TREFRESH1_Msk

#define	DAC_SHRR_TREFRESH2_Pos (16U)

#define	DAC_SHRR_TREFRESH2_Msk (0xFFUL << DAC_SHRR_TREFRESH2_Pos)

#define	DAC_SHRR_TREFRESH2 DAC_SHRR_TREFRESH2_Msk

#define	DAC_STR1_STRSTDATA1_Pos (0U)

#define	DAC_STR1_STRSTDATA1_Msk (0xFFFUL << DAC_STR1_STRSTDATA1_Pos)

#define	DAC_STR1_STRSTDATA1 DAC_STR1_STRSTDATA1_Msk

#define	DAC_STR1_STDIR1_Pos (12U)

#define	DAC_STR1_STDIR1_Msk (0x1UL << DAC_STR1_STDIR1_Pos)

#define	DAC_STR1_STDIR1 DAC_STR1_STDIR1_Msk

#define	DAC_STR1_STINCDATA1_Pos (16U)

#define	DAC_STR1_STINCDATA1_Msk (0xFFFFUL << DAC_STR1_STINCDATA1_Pos)

#define	DAC_STR1_STINCDATA1 DAC_STR1_STINCDATA1_Msk

#define	DAC_STR2_STRSTDATA2_Pos (0U)

#define	DAC_STR2_STRSTDATA2_Msk (0xFFFUL << DAC_STR2_STRSTDATA2_Pos)

#define	DAC_STR2_STRSTDATA2 DAC_STR2_STRSTDATA2_Msk

#define	DAC_STR2_STDIR2_Pos (12U)

#define	DAC_STR2_STDIR2_Msk (0x1UL << DAC_STR2_STDIR2_Pos)

#define	DAC_STR2_STDIR2 DAC_STR2_STDIR2_Msk

#define	DAC_STR2_STINCDATA2_Pos (16U)

#define	DAC_STR2_STINCDATA2_Msk (0xFFFFUL << DAC_STR2_STINCDATA2_Pos)

#define	DAC_STR2_STINCDATA2 DAC_STR2_STINCDATA2_Msk

#define	DAC_STMODR_STRSTTRIGSEL1_Pos (0U)

#define	DAC_STMODR_STRSTTRIGSEL1_Msk (0xFUL << DAC_STMODR_STRSTTRIGSEL1_Pos)

#define	DAC_STMODR_STRSTTRIGSEL1 DAC_STMODR_STRSTTRIGSEL1_Msk

#define	DAC_STMODR_STRSTTRIGSEL1_0 (0x1UL << DAC_STMODR_STRSTTRIGSEL1_Pos)

#define	DAC_STMODR_STRSTTRIGSEL1_1 (0x2UL << DAC_STMODR_STRSTTRIGSEL1_Pos)

#define	DAC_STMODR_STRSTTRIGSEL1_2 (0x4UL << DAC_STMODR_STRSTTRIGSEL1_Pos)

#define	DAC_STMODR_STRSTTRIGSEL1_3 (0x8UL << DAC_STMODR_STRSTTRIGSEL1_Pos)

#define	DAC_STMODR_STINCTRIGSEL1_Pos (8U)

#define	DAC_STMODR_STINCTRIGSEL1_Msk (0xFUL << DAC_STMODR_STINCTRIGSEL1_Pos)

#define	DAC_STMODR_STINCTRIGSEL1 DAC_STMODR_STINCTRIGSEL1_Msk

#define	DAC_STMODR_STINCTRIGSEL1_0 (0x1UL << DAC_STMODR_STINCTRIGSEL1_Pos)

#define	DAC_STMODR_STINCTRIGSEL1_1 (0x2UL << DAC_STMODR_STINCTRIGSEL1_Pos)

#define	DAC_STMODR_STINCTRIGSEL1_2 (0x4UL << DAC_STMODR_STINCTRIGSEL1_Pos)

#define	DAC_STMODR_STINCTRIGSEL1_3 (0x8UL << DAC_STMODR_STINCTRIGSEL1_Pos)

#define	DAC_STMODR_STRSTTRIGSEL2_Pos (16U)

#define	DAC_STMODR_STRSTTRIGSEL2_Msk (0xFUL << DAC_STMODR_STRSTTRIGSEL2_Pos)

#define	DAC_STMODR_STRSTTRIGSEL2 DAC_STMODR_STRSTTRIGSEL2_Msk

#define	DAC_STMODR_STRSTTRIGSEL2_0 (0x1UL << DAC_STMODR_STRSTTRIGSEL2_Pos)

#define	DAC_STMODR_STRSTTRIGSEL2_1 (0x2UL << DAC_STMODR_STRSTTRIGSEL2_Pos)

#define	DAC_STMODR_STRSTTRIGSEL2_2 (0x4UL << DAC_STMODR_STRSTTRIGSEL2_Pos)

#define	DAC_STMODR_STRSTTRIGSEL2_3 (0x8UL << DAC_STMODR_STRSTTRIGSEL2_Pos)

#define	DAC_STMODR_STINCTRIGSEL2_Pos (24U)

#define	DAC_STMODR_STINCTRIGSEL2_Msk (0xFUL << DAC_STMODR_STINCTRIGSEL2_Pos)

#define	DAC_STMODR_STINCTRIGSEL2 DAC_STMODR_STINCTRIGSEL2_Msk

#define	DAC_STMODR_STINCTRIGSEL2_0 (0x1UL << DAC_STMODR_STINCTRIGSEL2_Pos)

#define	DAC_STMODR_STINCTRIGSEL2_1 (0x2UL << DAC_STMODR_STINCTRIGSEL2_Pos)

#define	DAC_STMODR_STINCTRIGSEL2_2 (0x4UL << DAC_STMODR_STINCTRIGSEL2_Pos)

#define	DAC_STMODR_STINCTRIGSEL2_3 (0x8UL << DAC_STMODR_STINCTRIGSEL2_Pos)

#define	DBGMCU_IDCODE_DEV_ID_Pos (0U)

#define	DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)

#define	DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk

#define	DBGMCU_IDCODE_REV_ID_Pos (16U)

#define	DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)

#define	DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk

#define	DBGMCU_CR_DBG_SLEEP_Pos (0U)

#define	DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)

#define	DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk

#define	DBGMCU_CR_DBG_STOP_Pos (1U)

#define	DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos)

#define	DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk

#define	DBGMCU_CR_DBG_STANDBY_Pos (2U)

#define	DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)

#define	DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk

#define	DBGMCU_CR_TRACE_IOEN_Pos (5U)

#define	DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)

#define	DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk

#define	DBGMCU_CR_TRACE_MODE_Pos (6U)

#define	DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)

#define	DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk

#define	DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)

#define	DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)

#define	DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos (0U)

#define	DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM2_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_TIM2_STOP DBGMCU_APB1FZR1_DBG_TIM2_STOP_Msk

#define	DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos (1U)

#define	DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM3_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_TIM3_STOP DBGMCU_APB1FZR1_DBG_TIM3_STOP_Msk

#define	DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos (2U)

#define	DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM4_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_TIM4_STOP DBGMCU_APB1FZR1_DBG_TIM4_STOP_Msk

#define	DBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos (3U)

#define	DBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM5_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_TIM5_STOP DBGMCU_APB1FZR1_DBG_TIM5_STOP_Msk

#define	DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos (4U)

#define	DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM6_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_TIM6_STOP DBGMCU_APB1FZR1_DBG_TIM6_STOP_Msk

#define	DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos (5U)

#define	DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_TIM7_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_TIM7_STOP DBGMCU_APB1FZR1_DBG_TIM7_STOP_Msk

#define	DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos (10U)

#define	DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_RTC_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_RTC_STOP DBGMCU_APB1FZR1_DBG_RTC_STOP_Msk

#define	DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos (11U)

#define	DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_WWDG_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_WWDG_STOP DBGMCU_APB1FZR1_DBG_WWDG_STOP_Msk

#define	DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos (12U)

#define	DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_IWDG_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_IWDG_STOP DBGMCU_APB1FZR1_DBG_IWDG_STOP_Msk

#define	DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos (21U)

#define	DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C1_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_I2C1_STOP DBGMCU_APB1FZR1_DBG_I2C1_STOP_Msk

#define	DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos (22U)

#define	DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C2_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_I2C2_STOP DBGMCU_APB1FZR1_DBG_I2C2_STOP_Msk

#define	DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos (30U)

#define	DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_I2C3_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_I2C3_STOP DBGMCU_APB1FZR1_DBG_I2C3_STOP_Msk

#define	DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos (31U)

#define	DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk (0x1UL << DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Pos)

#define	DBGMCU_APB1FZR1_DBG_LPTIM1_STOP DBGMCU_APB1FZR1_DBG_LPTIM1_STOP_Msk

#define	DBGMCU_APB1FZR2_DBG_I2C4_STOP_Pos (1U)

#define	DBGMCU_APB1FZR2_DBG_I2C4_STOP_Msk (0x1UL << DBGMCU_APB1FZR2_DBG_I2C4_STOP_Pos)

#define	DBGMCU_APB1FZR2_DBG_I2C4_STOP DBGMCU_APB1FZR2_DBG_I2C4_STOP_Msk

#define	DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos (11U)

#define	DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM1_STOP_Pos)

#define	DBGMCU_APB2FZ_DBG_TIM1_STOP DBGMCU_APB2FZ_DBG_TIM1_STOP_Msk

#define	DBGMCU_APB2FZ_DBG_TIM8_STOP_Pos (13U)

#define	DBGMCU_APB2FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM8_STOP_Pos)

#define	DBGMCU_APB2FZ_DBG_TIM8_STOP DBGMCU_APB2FZ_DBG_TIM8_STOP_Msk

#define	DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos (16U)

#define	DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM15_STOP_Pos)

#define	DBGMCU_APB2FZ_DBG_TIM15_STOP DBGMCU_APB2FZ_DBG_TIM15_STOP_Msk

#define	DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos (17U)

#define	DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM16_STOP_Pos)

#define	DBGMCU_APB2FZ_DBG_TIM16_STOP DBGMCU_APB2FZ_DBG_TIM16_STOP_Msk

#define	DBGMCU_APB2FZ_DBG_TIM17_STOP_Pos (18U)

#define	DBGMCU_APB2FZ_DBG_TIM17_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM17_STOP_Pos)

#define	DBGMCU_APB2FZ_DBG_TIM17_STOP DBGMCU_APB2FZ_DBG_TIM17_STOP_Msk

#define	DBGMCU_APB2FZ_DBG_TIM20_STOP_Pos (20U)

#define	DBGMCU_APB2FZ_DBG_TIM20_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_TIM20_STOP_Pos)

#define	DBGMCU_APB2FZ_DBG_TIM20_STOP DBGMCU_APB2FZ_DBG_TIM20_STOP_Msk

#define	DBGMCU_APB2FZ_DBG_HRTIM1_STOP_Pos (26U)

#define	DBGMCU_APB2FZ_DBG_HRTIM1_STOP_Msk (0x1UL << DBGMCU_APB2FZ_DBG_HRTIM1_STOP_Pos)

#define	DBGMCU_APB2FZ_DBG_HRTIM1_STOP DBGMCU_APB2FZ_DBG_HRTIM1_STOP_Msk

#define	DMA_ISR_GIF1_Pos (0U)

#define	DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos)

#define	DMA_ISR_GIF1 DMA_ISR_GIF1_Msk

#define	DMA_ISR_TCIF1_Pos (1U)

#define	DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos)

#define	DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk

#define	DMA_ISR_HTIF1_Pos (2U)

#define	DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos)

#define	DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk

#define	DMA_ISR_TEIF1_Pos (3U)

#define	DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos)

#define	DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk

#define	DMA_ISR_GIF2_Pos (4U)

#define	DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos)

#define	DMA_ISR_GIF2 DMA_ISR_GIF2_Msk

#define	DMA_ISR_TCIF2_Pos (5U)

#define	DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos)

#define	DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk

#define	DMA_ISR_HTIF2_Pos (6U)

#define	DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos)

#define	DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk

#define	DMA_ISR_TEIF2_Pos (7U)

#define	DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos)

#define	DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk

#define	DMA_ISR_GIF3_Pos (8U)

#define	DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos)

#define	DMA_ISR_GIF3 DMA_ISR_GIF3_Msk

#define	DMA_ISR_TCIF3_Pos (9U)

#define	DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos)

#define	DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk

#define	DMA_ISR_HTIF3_Pos (10U)

#define	DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos)

#define	DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk

#define	DMA_ISR_TEIF3_Pos (11U)

#define	DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos)

#define	DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk

#define	DMA_ISR_GIF4_Pos (12U)

#define	DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos)

#define	DMA_ISR_GIF4 DMA_ISR_GIF4_Msk

#define	DMA_ISR_TCIF4_Pos (13U)

#define	DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos)

#define	DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk

#define	DMA_ISR_HTIF4_Pos (14U)

#define	DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos)

#define	DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk

#define	DMA_ISR_TEIF4_Pos (15U)

#define	DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos)

#define	DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk

#define	DMA_ISR_GIF5_Pos (16U)

#define	DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos)

#define	DMA_ISR_GIF5 DMA_ISR_GIF5_Msk

#define	DMA_ISR_TCIF5_Pos (17U)

#define	DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos)

#define	DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk

#define	DMA_ISR_HTIF5_Pos (18U)

#define	DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos)

#define	DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk

#define	DMA_ISR_TEIF5_Pos (19U)

#define	DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos)

#define	DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk

#define	DMA_ISR_GIF6_Pos (20U)

#define	DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos)

#define	DMA_ISR_GIF6 DMA_ISR_GIF6_Msk

#define	DMA_ISR_TCIF6_Pos (21U)

#define	DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos)

#define	DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk

#define	DMA_ISR_HTIF6_Pos (22U)

#define	DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos)

#define	DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk

#define	DMA_ISR_TEIF6_Pos (23U)

#define	DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos)

#define	DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk

#define	DMA_ISR_GIF7_Pos (24U)

#define	DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos)

#define	DMA_ISR_GIF7 DMA_ISR_GIF7_Msk

#define	DMA_ISR_TCIF7_Pos (25U)

#define	DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos)

#define	DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk

#define	DMA_ISR_HTIF7_Pos (26U)

#define	DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos)

#define	DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk

#define	DMA_ISR_TEIF7_Pos (27U)

#define	DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos)

#define	DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk

#define	DMA_ISR_GIF8_Pos (28U)

#define	DMA_ISR_GIF8_Msk (0x1UL << DMA_ISR_GIF8_Pos)

#define	DMA_ISR_GIF8 DMA_ISR_GIF8_Msk

#define	DMA_ISR_TCIF8_Pos (29U)

#define	DMA_ISR_TCIF8_Msk (0x1UL << DMA_ISR_TCIF8_Pos)

#define	DMA_ISR_TCIF8 DMA_ISR_TCIF8_Msk

#define	DMA_ISR_HTIF8_Pos (30U)

#define	DMA_ISR_HTIF8_Msk (0x1UL << DMA_ISR_HTIF8_Pos)

#define	DMA_ISR_HTIF8 DMA_ISR_HTIF8_Msk

#define	DMA_ISR_TEIF8_Pos (31U)

#define	DMA_ISR_TEIF8_Msk (0x1UL << DMA_ISR_TEIF8_Pos)

#define	DMA_ISR_TEIF8 DMA_ISR_TEIF8_Msk

#define	DMA_IFCR_CGIF1_Pos (0U)

#define	DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos)

#define	DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk

#define	DMA_IFCR_CTCIF1_Pos (1U)

#define	DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos)

#define	DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk

#define	DMA_IFCR_CHTIF1_Pos (2U)

#define	DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos)

#define	DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk

#define	DMA_IFCR_CTEIF1_Pos (3U)

#define	DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos)

#define	DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk

#define	DMA_IFCR_CGIF2_Pos (4U)

#define	DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos)

#define	DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk

#define	DMA_IFCR_CTCIF2_Pos (5U)

#define	DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos)

#define	DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk

#define	DMA_IFCR_CHTIF2_Pos (6U)

#define	DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos)

#define	DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk

#define	DMA_IFCR_CTEIF2_Pos (7U)

#define	DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos)

#define	DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk

#define	DMA_IFCR_CGIF3_Pos (8U)

#define	DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos)

#define	DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk

#define	DMA_IFCR_CTCIF3_Pos (9U)

#define	DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos)

#define	DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk

#define	DMA_IFCR_CHTIF3_Pos (10U)

#define	DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos)

#define	DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk

#define	DMA_IFCR_CTEIF3_Pos (11U)

#define	DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos)

#define	DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk

#define	DMA_IFCR_CGIF4_Pos (12U)

#define	DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos)

#define	DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk

#define	DMA_IFCR_CTCIF4_Pos (13U)

#define	DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos)

#define	DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk

#define	DMA_IFCR_CHTIF4_Pos (14U)

#define	DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos)

#define	DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk

#define	DMA_IFCR_CTEIF4_Pos (15U)

#define	DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos)

#define	DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk

#define	DMA_IFCR_CGIF5_Pos (16U)

#define	DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos)

#define	DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk

#define	DMA_IFCR_CTCIF5_Pos (17U)

#define	DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos)

#define	DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk

#define	DMA_IFCR_CHTIF5_Pos (18U)

#define	DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos)

#define	DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk

#define	DMA_IFCR_CTEIF5_Pos (19U)

#define	DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos)

#define	DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk

#define	DMA_IFCR_CGIF6_Pos (20U)

#define	DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos)

#define	DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk

#define	DMA_IFCR_CTCIF6_Pos (21U)

#define	DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos)

#define	DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk

#define	DMA_IFCR_CHTIF6_Pos (22U)

#define	DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos)

#define	DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk

#define	DMA_IFCR_CTEIF6_Pos (23U)

#define	DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos)

#define	DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk

#define	DMA_IFCR_CGIF7_Pos (24U)

#define	DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos)

#define	DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk

#define	DMA_IFCR_CTCIF7_Pos (25U)

#define	DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos)

#define	DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk

#define	DMA_IFCR_CHTIF7_Pos (26U)

#define	DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos)

#define	DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk

#define	DMA_IFCR_CTEIF7_Pos (27U)

#define	DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos)

#define	DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk

#define	DMA_IFCR_CGIF8_Pos (28U)

#define	DMA_IFCR_CGIF8_Msk (0x1UL << DMA_IFCR_CGIF8_Pos)

#define	DMA_IFCR_CGIF8 DMA_IFCR_CGIF8_Msk

#define	DMA_IFCR_CTCIF8_Pos (29U)

#define	DMA_IFCR_CTCIF8_Msk (0x1UL << DMA_IFCR_CTCIF8_Pos)

#define	DMA_IFCR_CTCIF8 DMA_IFCR_CTCIF8_Msk

#define	DMA_IFCR_CHTIF8_Pos (30U)

#define	DMA_IFCR_CHTIF8_Msk (0x1UL << DMA_IFCR_CHTIF8_Pos)

#define	DMA_IFCR_CHTIF8 DMA_IFCR_CHTIF8_Msk

#define	DMA_IFCR_CTEIF8_Pos (31U)

#define	DMA_IFCR_CTEIF8_Msk (0x1UL << DMA_IFCR_CTEIF8_Pos)

#define	DMA_IFCR_CTEIF8 DMA_IFCR_CTEIF8_Msk

#define	DMA_CCR_EN_Pos (0U)

#define	DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos)

#define	DMA_CCR_EN DMA_CCR_EN_Msk

#define	DMA_CCR_TCIE_Pos (1U)

#define	DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos)

#define	DMA_CCR_TCIE DMA_CCR_TCIE_Msk

#define	DMA_CCR_HTIE_Pos (2U)

#define	DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos)

#define	DMA_CCR_HTIE DMA_CCR_HTIE_Msk

#define	DMA_CCR_TEIE_Pos (3U)

#define	DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos)

#define	DMA_CCR_TEIE DMA_CCR_TEIE_Msk

#define	DMA_CCR_DIR_Pos (4U)

#define	DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos)

#define	DMA_CCR_DIR DMA_CCR_DIR_Msk

#define	DMA_CCR_CIRC_Pos (5U)

#define	DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos)

#define	DMA_CCR_CIRC DMA_CCR_CIRC_Msk

#define	DMA_CCR_PINC_Pos (6U)

#define	DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos)

#define	DMA_CCR_PINC DMA_CCR_PINC_Msk

#define	DMA_CCR_MINC_Pos (7U)

#define	DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos)

#define	DMA_CCR_MINC DMA_CCR_MINC_Msk

#define	DMA_CCR_PSIZE_Pos (8U)

#define	DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos)

#define	DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk

#define	DMA_CCR_PSIZE_0 (0x1UL << DMA_CCR_PSIZE_Pos)

#define	DMA_CCR_PSIZE_1 (0x2UL << DMA_CCR_PSIZE_Pos)

#define	DMA_CCR_MSIZE_Pos (10U)

#define	DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos)

#define	DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk

#define	DMA_CCR_MSIZE_0 (0x1UL << DMA_CCR_MSIZE_Pos)

#define	DMA_CCR_MSIZE_1 (0x2UL << DMA_CCR_MSIZE_Pos)

#define	DMA_CCR_PL_Pos (12U)

#define	DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos)

#define	DMA_CCR_PL DMA_CCR_PL_Msk

#define	DMA_CCR_PL_0 (0x1UL << DMA_CCR_PL_Pos)

#define	DMA_CCR_PL_1 (0x2UL << DMA_CCR_PL_Pos)

#define	DMA_CCR_MEM2MEM_Pos (14U)

#define	DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos)

#define	DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk

#define	DMA_CNDTR_NDT_Pos (0U)

#define	DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos)

#define	DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk

#define	DMA_CPAR_PA_Pos (0U)

#define	DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos)

#define	DMA_CPAR_PA DMA_CPAR_PA_Msk

#define	DMA_CMAR_MA_Pos (0U)

#define	DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos)

#define	DMA_CMAR_MA DMA_CMAR_MA_Msk

#define	DMAMUX_CxCR_DMAREQ_ID_Pos (0U)

#define	DMAMUX_CxCR_DMAREQ_ID_Msk (0xFFUL << DMAMUX_CxCR_DMAREQ_ID_Pos)

#define	DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk

#define	DMAMUX_CxCR_DMAREQ_ID_0 (0x01UL << DMAMUX_CxCR_DMAREQ_ID_Pos)

#define	DMAMUX_CxCR_DMAREQ_ID_1 (0x02UL << DMAMUX_CxCR_DMAREQ_ID_Pos)

#define	DMAMUX_CxCR_DMAREQ_ID_2 (0x04UL << DMAMUX_CxCR_DMAREQ_ID_Pos)

#define	DMAMUX_CxCR_DMAREQ_ID_3 (0x08UL << DMAMUX_CxCR_DMAREQ_ID_Pos)

#define	DMAMUX_CxCR_DMAREQ_ID_4 (0x10UL << DMAMUX_CxCR_DMAREQ_ID_Pos)

#define	DMAMUX_CxCR_DMAREQ_ID_5 (0x20UL << DMAMUX_CxCR_DMAREQ_ID_Pos)

#define	DMAMUX_CxCR_DMAREQ_ID_6 (0x40UL << DMAMUX_CxCR_DMAREQ_ID_Pos)

#define	DMAMUX_CxCR_DMAREQ_ID_7 (0x80UL << DMAMUX_CxCR_DMAREQ_ID_Pos)

#define	DMAMUX_CxCR_SOIE_Pos (8U)

#define	DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos)

#define	DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk

#define	DMAMUX_CxCR_EGE_Pos (9U)

#define	DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos)

#define	DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk

#define	DMAMUX_CxCR_SE_Pos (16U)

#define	DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos)

#define	DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk

#define	DMAMUX_CxCR_SPOL_Pos (17U)

#define	DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos)

#define	DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk

#define	DMAMUX_CxCR_SPOL_0 (0x1UL << DMAMUX_CxCR_SPOL_Pos)

#define	DMAMUX_CxCR_SPOL_1 (0x2UL << DMAMUX_CxCR_SPOL_Pos)

#define	DMAMUX_CxCR_NBREQ_Pos (19U)

#define	DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos)

#define	DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk

#define	DMAMUX_CxCR_NBREQ_0 (0x01UL << DMAMUX_CxCR_NBREQ_Pos)

#define	DMAMUX_CxCR_NBREQ_1 (0x02UL << DMAMUX_CxCR_NBREQ_Pos)

#define	DMAMUX_CxCR_NBREQ_2 (0x04UL << DMAMUX_CxCR_NBREQ_Pos)

#define	DMAMUX_CxCR_NBREQ_3 (0x08UL << DMAMUX_CxCR_NBREQ_Pos)

#define	DMAMUX_CxCR_NBREQ_4 (0x10UL << DMAMUX_CxCR_NBREQ_Pos)

#define	DMAMUX_CxCR_SYNC_ID_Pos (24U)

#define	DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos)

#define	DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk

#define	DMAMUX_CxCR_SYNC_ID_0 (0x01UL << DMAMUX_CxCR_SYNC_ID_Pos)

#define	DMAMUX_CxCR_SYNC_ID_1 (0x02UL << DMAMUX_CxCR_SYNC_ID_Pos)

#define	DMAMUX_CxCR_SYNC_ID_2 (0x04UL << DMAMUX_CxCR_SYNC_ID_Pos)

#define	DMAMUX_CxCR_SYNC_ID_3 (0x08UL << DMAMUX_CxCR_SYNC_ID_Pos)

#define	DMAMUX_CxCR_SYNC_ID_4 (0x10UL << DMAMUX_CxCR_SYNC_ID_Pos)

#define	DMAMUX_CSR_SOF0_Pos (0U)

#define	DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos)

#define	DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk

#define	DMAMUX_CSR_SOF1_Pos (1U)

#define	DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos)

#define	DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk

#define	DMAMUX_CSR_SOF2_Pos (2U)

#define	DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos)

#define	DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk

#define	DMAMUX_CSR_SOF3_Pos (3U)

#define	DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos)

#define	DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk

#define	DMAMUX_CSR_SOF4_Pos (4U)

#define	DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos)

#define	DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk

#define	DMAMUX_CSR_SOF5_Pos (5U)

#define	DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos)

#define	DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk

#define	DMAMUX_CSR_SOF6_Pos (6U)

#define	DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos)

#define	DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk

#define	DMAMUX_CSR_SOF7_Pos (7U)

#define	DMAMUX_CSR_SOF7_Msk (0x1UL << DMAMUX_CSR_SOF7_Pos)

#define	DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7_Msk

#define	DMAMUX_CSR_SOF8_Pos (8U)

#define	DMAMUX_CSR_SOF8_Msk (0x1UL << DMAMUX_CSR_SOF8_Pos)

#define	DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8_Msk

#define	DMAMUX_CSR_SOF9_Pos (9U)

#define	DMAMUX_CSR_SOF9_Msk (0x1UL << DMAMUX_CSR_SOF9_Pos)

#define	DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9_Msk

#define	DMAMUX_CSR_SOF10_Pos (10U)

#define	DMAMUX_CSR_SOF10_Msk (0x1UL << DMAMUX_CSR_SOF10_Pos)

#define	DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10_Msk

#define	DMAMUX_CSR_SOF11_Pos (11U)

#define	DMAMUX_CSR_SOF11_Msk (0x1UL << DMAMUX_CSR_SOF11_Pos)

#define	DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11_Msk

#define	DMAMUX_CSR_SOF12_Pos (12U)

#define	DMAMUX_CSR_SOF12_Msk (0x1UL << DMAMUX_CSR_SOF12_Pos)

#define	DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12_Msk

#define	DMAMUX_CSR_SOF13_Pos (13U)

#define	DMAMUX_CSR_SOF13_Msk (0x1UL << DMAMUX_CSR_SOF13_Pos)

#define	DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13_Msk

#define	DMAMUX_CSR_SOF14_Pos (14U)

#define	DMAMUX_CSR_SOF14_Msk (0x1UL << DMAMUX_CSR_SOF14_Pos)

#define	DMAMUX_CSR_SOF14 DMAMUX_CSR_SOF14_Msk

#define	DMAMUX_CSR_SOF15_Pos (15U)

#define	DMAMUX_CSR_SOF15_Msk (0x1UL << DMAMUX_CSR_SOF15_Pos)

#define	DMAMUX_CSR_SOF15 DMAMUX_CSR_SOF15_Msk

#define	DMAMUX_CFR_CSOF0_Pos (0U)

#define	DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos)

#define	DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk

#define	DMAMUX_CFR_CSOF1_Pos (1U)

#define	DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos)

#define	DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk

#define	DMAMUX_CFR_CSOF2_Pos (2U)

#define	DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos)

#define	DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk

#define	DMAMUX_CFR_CSOF3_Pos (3U)

#define	DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos)

#define	DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk

#define	DMAMUX_CFR_CSOF4_Pos (4U)

#define	DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos)

#define	DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk

#define	DMAMUX_CFR_CSOF5_Pos (5U)

#define	DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos)

#define	DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk

#define	DMAMUX_CFR_CSOF6_Pos (6U)

#define	DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos)

#define	DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk

#define	DMAMUX_CFR_CSOF7_Pos (7U)

#define	DMAMUX_CFR_CSOF7_Msk (0x1UL << DMAMUX_CFR_CSOF7_Pos)

#define	DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7_Msk

#define	DMAMUX_CFR_CSOF8_Pos (8U)

#define	DMAMUX_CFR_CSOF8_Msk (0x1UL << DMAMUX_CFR_CSOF8_Pos)

#define	DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8_Msk

#define	DMAMUX_CFR_CSOF9_Pos (9U)

#define	DMAMUX_CFR_CSOF9_Msk (0x1UL << DMAMUX_CFR_CSOF9_Pos)

#define	DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9_Msk

#define	DMAMUX_CFR_CSOF10_Pos (10U)

#define	DMAMUX_CFR_CSOF10_Msk (0x1UL << DMAMUX_CFR_CSOF10_Pos)

#define	DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10_Msk

#define	DMAMUX_CFR_CSOF11_Pos (11U)

#define	DMAMUX_CFR_CSOF11_Msk (0x1UL << DMAMUX_CFR_CSOF11_Pos)

#define	DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11_Msk

#define	DMAMUX_CFR_CSOF12_Pos (12U)

#define	DMAMUX_CFR_CSOF12_Msk (0x1UL << DMAMUX_CFR_CSOF12_Pos)

#define	DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12_Msk

#define	DMAMUX_CFR_CSOF13_Pos (13U)

#define	DMAMUX_CFR_CSOF13_Msk (0x1UL << DMAMUX_CFR_CSOF13_Pos)

#define	DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13_Msk

#define	DMAMUX_CFR_CSOF14_Pos (14U)

#define	DMAMUX_CFR_CSOF14_Msk (0x1UL << DMAMUX_CFR_CSOF14_Pos)

#define	DMAMUX_CFR_CSOF14 DMAMUX_CFR_CSOF14_Msk

#define	DMAMUX_CFR_CSOF15_Pos (15U)

#define	DMAMUX_CFR_CSOF15_Msk (0x1UL << DMAMUX_CFR_CSOF15_Pos)

#define	DMAMUX_CFR_CSOF15 DMAMUX_CFR_CSOF15_Msk

#define	DMAMUX_RGxCR_SIG_ID_Pos (0U)

#define	DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos)

#define	DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk

#define	DMAMUX_RGxCR_SIG_ID_0 (0x01UL << DMAMUX_RGxCR_SIG_ID_Pos)

#define	DMAMUX_RGxCR_SIG_ID_1 (0x02UL << DMAMUX_RGxCR_SIG_ID_Pos)

#define	DMAMUX_RGxCR_SIG_ID_2 (0x04UL << DMAMUX_RGxCR_SIG_ID_Pos)

#define	DMAMUX_RGxCR_SIG_ID_3 (0x08UL << DMAMUX_RGxCR_SIG_ID_Pos)

#define	DMAMUX_RGxCR_SIG_ID_4 (0x10UL << DMAMUX_RGxCR_SIG_ID_Pos)

#define	DMAMUX_RGxCR_OIE_Pos (8U)

#define	DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos)

#define	DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk

#define	DMAMUX_RGxCR_GE_Pos (16U)

#define	DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos)

#define	DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk

#define	DMAMUX_RGxCR_GPOL_Pos (17U)

#define	DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos)

#define	DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk

#define	DMAMUX_RGxCR_GPOL_0 (0x1UL << DMAMUX_RGxCR_GPOL_Pos)

#define	DMAMUX_RGxCR_GPOL_1 (0x2UL << DMAMUX_RGxCR_GPOL_Pos)

#define	DMAMUX_RGxCR_GNBREQ_Pos (19U)

#define	DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos)

#define	DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk

#define	DMAMUX_RGxCR_GNBREQ_0 (0x01UL << DMAMUX_RGxCR_GNBREQ_Pos)

#define	DMAMUX_RGxCR_GNBREQ_1 (0x02UL << DMAMUX_RGxCR_GNBREQ_Pos)

#define	DMAMUX_RGxCR_GNBREQ_2 (0x04UL << DMAMUX_RGxCR_GNBREQ_Pos)

#define	DMAMUX_RGxCR_GNBREQ_3 (0x08UL << DMAMUX_RGxCR_GNBREQ_Pos)

#define	DMAMUX_RGxCR_GNBREQ_4 (0x10UL << DMAMUX_RGxCR_GNBREQ_Pos)

#define	DMAMUX_RGSR_OF0_Pos (0U)

#define	DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos)

#define	DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk

#define	DMAMUX_RGSR_OF1_Pos (1U)

#define	DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos)

#define	DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk

#define	DMAMUX_RGSR_OF2_Pos (2U)

#define	DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos)

#define	DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk

#define	DMAMUX_RGSR_OF3_Pos (3U)

#define	DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos)

#define	DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk

#define	DMAMUX_RGCFR_COF0_Pos (0U)

#define	DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos)

#define	DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk

#define	DMAMUX_RGCFR_COF1_Pos (1U)

#define	DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos)

#define	DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk

#define	DMAMUX_RGCFR_COF2_Pos (2U)

#define	DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos)

#define	DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk

#define	DMAMUX_RGCFR_COF3_Pos (3U)

#define	DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos)

#define	DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Pos (0U)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Pos)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ0_Msk

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Pos (1U)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Pos)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ1_Msk

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Pos (2U)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Pos)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ2_Msk

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Pos (3U)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Pos)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ3_Msk

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Pos (4U)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Pos)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ4_Msk

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Pos (5U)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Pos)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ5_Msk

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Pos (6U)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Pos)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ6_Msk

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Pos (7U)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Msk (0x1UL << DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Pos)

#define	DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7 DMAMUX_IPHW_CFGR2_NUM_DMA_EXT_REQ7_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Pos (0U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS0_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Pos (1U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS1_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Pos (2U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS2_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Pos (3U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS3_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Pos (4U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS4_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Pos (5U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS5_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Pos (6U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS6_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Pos (7U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7 DMAMUX_IPHW_CFGR1_NUM_DMA_STREAMS7_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Pos (8U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ0_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Pos (9U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ1_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Pos (10U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ2_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Pos (11U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ3_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Pos (12U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ4_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Pos (13U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ5_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Pos (14U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ6_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Pos (15U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7 DMAMUX_IPHW_CFGR1_NUM_DMA_PERIPH_REQ7_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Pos (16U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG0_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Pos (17U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG1_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Pos (18U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG2_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Pos (19U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG3_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Pos (20U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG4_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos (21U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG5_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Pos (22U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG6_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Pos (23U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7 DMAMUX_IPHW_CFGR1_NUM_DMA_TRIG7_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Pos (24U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN0_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Pos (25U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN1_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Pos (26U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN2_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Pos (27U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN3_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Pos (28U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN4_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Pos (29U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN5_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Pos (30U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN6_Msk

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Pos (31U)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Msk (0x1UL << DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Pos)

#define	DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7 DMAMUX_IPHW_CFGR1_NUM_DMA_REQGEN7_Msk

#define	EXTI_IMR1_IM0_Pos (0U)

#define	EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos)

#define	EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk

#define	EXTI_IMR1_IM1_Pos (1U)

#define	EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos)

#define	EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk

#define	EXTI_IMR1_IM2_Pos (2U)

#define	EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos)

#define	EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk

#define	EXTI_IMR1_IM3_Pos (3U)

#define	EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos)

#define	EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk

#define	EXTI_IMR1_IM4_Pos (4U)

#define	EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos)

#define	EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk

#define	EXTI_IMR1_IM5_Pos (5U)

#define	EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos)

#define	EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk

#define	EXTI_IMR1_IM6_Pos (6U)

#define	EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos)

#define	EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk

#define	EXTI_IMR1_IM7_Pos (7U)

#define	EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos)

#define	EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk

#define	EXTI_IMR1_IM8_Pos (8U)

#define	EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos)

#define	EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk

#define	EXTI_IMR1_IM9_Pos (9U)

#define	EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos)

#define	EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk

#define	EXTI_IMR1_IM10_Pos (10U)

#define	EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos)

#define	EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk

#define	EXTI_IMR1_IM11_Pos (11U)

#define	EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos)

#define	EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk

#define	EXTI_IMR1_IM12_Pos (12U)

#define	EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos)

#define	EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk

#define	EXTI_IMR1_IM13_Pos (13U)

#define	EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos)

#define	EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk

#define	EXTI_IMR1_IM14_Pos (14U)

#define	EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos)

#define	EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk

#define	EXTI_IMR1_IM15_Pos (15U)

#define	EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos)

#define	EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk

#define	EXTI_IMR1_IM16_Pos (16U)

#define	EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos)

#define	EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk

#define	EXTI_IMR1_IM17_Pos (17U)

#define	EXTI_IMR1_IM17_Msk (0x1UL << EXTI_IMR1_IM17_Pos)

#define	EXTI_IMR1_IM17 EXTI_IMR1_IM17_Msk

#define	EXTI_IMR1_IM18_Pos (18U)

#define	EXTI_IMR1_IM18_Msk (0x1UL << EXTI_IMR1_IM18_Pos)

#define	EXTI_IMR1_IM18 EXTI_IMR1_IM18_Msk

#define	EXTI_IMR1_IM19_Pos (19U)

#define	EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos)

#define	EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk

#define	EXTI_IMR1_IM20_Pos (20U)

#define	EXTI_IMR1_IM20_Msk (0x1UL << EXTI_IMR1_IM20_Pos)

#define	EXTI_IMR1_IM20 EXTI_IMR1_IM20_Msk

#define	EXTI_IMR1_IM21_Pos (21U)

#define	EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos)

#define	EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk

#define	EXTI_IMR1_IM22_Pos (22U)

#define	EXTI_IMR1_IM22_Msk (0x1UL << EXTI_IMR1_IM22_Pos)

#define	EXTI_IMR1_IM22 EXTI_IMR1_IM22_Msk

#define	EXTI_IMR1_IM23_Pos (23U)

#define	EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos)

#define	EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk

#define	EXTI_IMR1_IM24_Pos (24U)

#define	EXTI_IMR1_IM24_Msk (0x1UL << EXTI_IMR1_IM24_Pos)

#define	EXTI_IMR1_IM24 EXTI_IMR1_IM24_Msk

#define	EXTI_IMR1_IM25_Pos (25U)

#define	EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos)

#define	EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk

#define	EXTI_IMR1_IM26_Pos (26U)

#define	EXTI_IMR1_IM26_Msk (0x1UL << EXTI_IMR1_IM26_Pos)

#define	EXTI_IMR1_IM26 EXTI_IMR1_IM26_Msk

#define	EXTI_IMR1_IM27_Pos (27U)

#define	EXTI_IMR1_IM27_Msk (0x1UL << EXTI_IMR1_IM27_Pos)

#define	EXTI_IMR1_IM27 EXTI_IMR1_IM27_Msk

#define	EXTI_IMR1_IM28_Pos (28U)

#define	EXTI_IMR1_IM28_Msk (0x1UL << EXTI_IMR1_IM28_Pos)

#define	EXTI_IMR1_IM28 EXTI_IMR1_IM28_Msk

#define	EXTI_IMR1_IM29_Pos (29U)

#define	EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos)

#define	EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk

#define	EXTI_IMR1_IM30_Pos (30U)

#define	EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos)

#define	EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk

#define	EXTI_IMR1_IM31_Pos (31U)

#define	EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos)

#define	EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk

#define	EXTI_IMR1_IM_Pos (0U)

#define	EXTI_IMR1_IM_Msk (0xFFFFFFFFUL << EXTI_IMR1_IM_Pos)

#define	EXTI_IMR1_IM EXTI_IMR1_IM_Msk

#define	EXTI_EMR1_EM0_Pos (0U)

#define	EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos)

#define	EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk

#define	EXTI_EMR1_EM1_Pos (1U)

#define	EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos)

#define	EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk

#define	EXTI_EMR1_EM2_Pos (2U)

#define	EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos)

#define	EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk

#define	EXTI_EMR1_EM3_Pos (3U)

#define	EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos)

#define	EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk

#define	EXTI_EMR1_EM4_Pos (4U)

#define	EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos)

#define	EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk

#define	EXTI_EMR1_EM5_Pos (5U)

#define	EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos)

#define	EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk

#define	EXTI_EMR1_EM6_Pos (6U)

#define	EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos)

#define	EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk

#define	EXTI_EMR1_EM7_Pos (7U)

#define	EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos)

#define	EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk

#define	EXTI_EMR1_EM8_Pos (8U)

#define	EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos)

#define	EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk

#define	EXTI_EMR1_EM9_Pos (9U)

#define	EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos)

#define	EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk

#define	EXTI_EMR1_EM10_Pos (10U)

#define	EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos)

#define	EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk

#define	EXTI_EMR1_EM11_Pos (11U)

#define	EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos)

#define	EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk

#define	EXTI_EMR1_EM12_Pos (12U)

#define	EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos)

#define	EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk

#define	EXTI_EMR1_EM13_Pos (13U)

#define	EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos)

#define	EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk

#define	EXTI_EMR1_EM14_Pos (14U)

#define	EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos)

#define	EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk

#define	EXTI_EMR1_EM15_Pos (15U)

#define	EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos)

#define	EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk

#define	EXTI_EMR1_EM16_Pos (16U)

#define	EXTI_EMR1_EM16_Msk (0x1UL << EXTI_EMR1_EM16_Pos)

#define	EXTI_EMR1_EM16 EXTI_EMR1_EM16_Msk

#define	EXTI_EMR1_EM17_Pos (17U)

#define	EXTI_EMR1_EM17_Msk (0x1UL << EXTI_EMR1_EM17_Pos)

#define	EXTI_EMR1_EM17 EXTI_EMR1_EM17_Msk

#define	EXTI_EMR1_EM18_Pos (18U)

#define	EXTI_EMR1_EM18_Msk (0x1UL << EXTI_EMR1_EM18_Pos)

#define	EXTI_EMR1_EM18 EXTI_EMR1_EM18_Msk

#define	EXTI_EMR1_EM19_Pos (19U)

#define	EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos)

#define	EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk

#define	EXTI_EMR1_EM20_Pos (20U)

#define	EXTI_EMR1_EM20_Msk (0x1UL << EXTI_EMR1_EM20_Pos)

#define	EXTI_EMR1_EM20 EXTI_EMR1_EM20_Msk

#define	EXTI_EMR1_EM21_Pos (21U)

#define	EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos)

#define	EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk

#define	EXTI_EMR1_EM22_Pos (22U)

#define	EXTI_EMR1_EM22_Msk (0x1UL << EXTI_EMR1_EM22_Pos)

#define	EXTI_EMR1_EM22 EXTI_EMR1_EM22_Msk

#define	EXTI_EMR1_EM23_Pos (23U)

#define	EXTI_EMR1_EM23_Msk (0x1UL << EXTI_EMR1_EM23_Pos)

#define	EXTI_EMR1_EM23 EXTI_EMR1_EM23_Msk

#define	EXTI_EMR1_EM24_Pos (24U)

#define	EXTI_EMR1_EM24_Msk (0x1UL << EXTI_EMR1_EM24_Pos)

#define	EXTI_EMR1_EM24 EXTI_EMR1_EM24_Msk

#define	EXTI_EMR1_EM25_Pos (25U)

#define	EXTI_EMR1_EM25_Msk (0x1UL << EXTI_EMR1_EM25_Pos)

#define	EXTI_EMR1_EM25 EXTI_EMR1_EM25_Msk

#define	EXTI_EMR1_EM26_Pos (26U)

#define	EXTI_EMR1_EM26_Msk (0x1UL << EXTI_EMR1_EM26_Pos)

#define	EXTI_EMR1_EM26 EXTI_EMR1_EM26_Msk

#define	EXTI_EMR1_EM27_Pos (27U)

#define	EXTI_EMR1_EM27_Msk (0x1UL << EXTI_EMR1_EM27_Pos)

#define	EXTI_EMR1_EM27 EXTI_EMR1_EM27_Msk

#define	EXTI_EMR1_EM28_Pos (28U)

#define	EXTI_EMR1_EM28_Msk (0x1UL << EXTI_EMR1_EM28_Pos)

#define	EXTI_EMR1_EM28 EXTI_EMR1_EM28_Msk

#define	EXTI_EMR1_EM29_Pos (29U)

#define	EXTI_EMR1_EM29_Msk (0x1UL << EXTI_EMR1_EM29_Pos)

#define	EXTI_EMR1_EM29 EXTI_EMR1_EM29_Msk

#define	EXTI_EMR1_EM30_Pos (30U)

#define	EXTI_EMR1_EM30_Msk (0x1UL << EXTI_EMR1_EM30_Pos)

#define	EXTI_EMR1_EM30 EXTI_EMR1_EM30_Msk

#define	EXTI_EMR1_EM31_Pos (31U)

#define	EXTI_EMR1_EM31_Msk (0x1UL << EXTI_EMR1_EM31_Pos)

#define	EXTI_EMR1_EM31 EXTI_EMR1_EM31_Msk

#define	EXTI_RTSR1_RT0_Pos (0U)

#define	EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos)

#define	EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk

#define	EXTI_RTSR1_RT1_Pos (1U)

#define	EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos)

#define	EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk

#define	EXTI_RTSR1_RT2_Pos (2U)

#define	EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos)

#define	EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk

#define	EXTI_RTSR1_RT3_Pos (3U)

#define	EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos)

#define	EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk

#define	EXTI_RTSR1_RT4_Pos (4U)

#define	EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos)

#define	EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk

#define	EXTI_RTSR1_RT5_Pos (5U)

#define	EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos)

#define	EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk

#define	EXTI_RTSR1_RT6_Pos (6U)

#define	EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos)

#define	EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk

#define	EXTI_RTSR1_RT7_Pos (7U)

#define	EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos)

#define	EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk

#define	EXTI_RTSR1_RT8_Pos (8U)

#define	EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos)

#define	EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk

#define	EXTI_RTSR1_RT9_Pos (9U)

#define	EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos)

#define	EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk

#define	EXTI_RTSR1_RT10_Pos (10U)

#define	EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos)

#define	EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk

#define	EXTI_RTSR1_RT11_Pos (11U)

#define	EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos)

#define	EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk

#define	EXTI_RTSR1_RT12_Pos (12U)

#define	EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos)

#define	EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk

#define	EXTI_RTSR1_RT13_Pos (13U)

#define	EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos)

#define	EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk

#define	EXTI_RTSR1_RT14_Pos (14U)

#define	EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos)

#define	EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk

#define	EXTI_RTSR1_RT15_Pos (15U)

#define	EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos)

#define	EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk

#define	EXTI_RTSR1_RT16_Pos (16U)

#define	EXTI_RTSR1_RT16_Msk (0x1UL << EXTI_RTSR1_RT16_Pos)

#define	EXTI_RTSR1_RT16 EXTI_RTSR1_RT16_Msk

#define	EXTI_RTSR1_RT17_Pos (17U)

#define	EXTI_RTSR1_RT17_Msk (0x1UL << EXTI_RTSR1_RT17_Pos)

#define	EXTI_RTSR1_RT17 EXTI_RTSR1_RT17_Msk

#define	EXTI_RTSR1_RT19_Pos (19U)

#define	EXTI_RTSR1_RT19_Msk (0x1UL << EXTI_RTSR1_RT19_Pos)

#define	EXTI_RTSR1_RT19 EXTI_RTSR1_RT19_Msk

#define	EXTI_RTSR1_RT20_Pos (20U)

#define	EXTI_RTSR1_RT20_Msk (0x1UL << EXTI_RTSR1_RT20_Pos)

#define	EXTI_RTSR1_RT20 EXTI_RTSR1_RT20_Msk

#define	EXTI_RTSR1_RT21_Pos (21U)

#define	EXTI_RTSR1_RT21_Msk (0x1UL << EXTI_RTSR1_RT21_Pos)

#define	EXTI_RTSR1_RT21 EXTI_RTSR1_RT21_Msk

#define	EXTI_RTSR1_RT22_Pos (22U)

#define	EXTI_RTSR1_RT22_Msk (0x1UL << EXTI_RTSR1_RT22_Pos)

#define	EXTI_RTSR1_RT22 EXTI_RTSR1_RT22_Msk

#define	EXTI_RTSR1_RT29_Pos (29U)

#define	EXTI_RTSR1_RT29_Msk (0x1UL << EXTI_RTSR1_RT29_Pos)

#define	EXTI_RTSR1_RT29 EXTI_RTSR1_RT29_Msk

#define	EXTI_RTSR1_RT30_Pos (30U)

#define	EXTI_RTSR1_RT30_Msk (0x1UL << EXTI_RTSR1_RT30_Pos)

#define	EXTI_RTSR1_RT30 EXTI_RTSR1_RT30_Msk

#define	EXTI_RTSR1_RT31_Pos (31U)

#define	EXTI_RTSR1_RT31_Msk (0x1UL << EXTI_RTSR1_RT31_Pos)

#define	EXTI_RTSR1_RT31 EXTI_RTSR1_RT31_Msk

#define	EXTI_FTSR1_FT0_Pos (0U)

#define	EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos)

#define	EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk

#define	EXTI_FTSR1_FT1_Pos (1U)

#define	EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos)

#define	EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk

#define	EXTI_FTSR1_FT2_Pos (2U)

#define	EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos)

#define	EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk

#define	EXTI_FTSR1_FT3_Pos (3U)

#define	EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos)

#define	EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk

#define	EXTI_FTSR1_FT4_Pos (4U)

#define	EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos)

#define	EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk

#define	EXTI_FTSR1_FT5_Pos (5U)

#define	EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos)

#define	EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk

#define	EXTI_FTSR1_FT6_Pos (6U)

#define	EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos)

#define	EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk

#define	EXTI_FTSR1_FT7_Pos (7U)

#define	EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos)

#define	EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk

#define	EXTI_FTSR1_FT8_Pos (8U)

#define	EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos)

#define	EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk

#define	EXTI_FTSR1_FT9_Pos (9U)

#define	EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos)

#define	EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk

#define	EXTI_FTSR1_FT10_Pos (10U)

#define	EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos)

#define	EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk

#define	EXTI_FTSR1_FT11_Pos (11U)

#define	EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos)

#define	EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk

#define	EXTI_FTSR1_FT12_Pos (12U)

#define	EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos)

#define	EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk

#define	EXTI_FTSR1_FT13_Pos (13U)

#define	EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos)

#define	EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk

#define	EXTI_FTSR1_FT14_Pos (14U)

#define	EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos)

#define	EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk

#define	EXTI_FTSR1_FT15_Pos (15U)

#define	EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos)

#define	EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk

#define	EXTI_FTSR1_FT16_Pos (16U)

#define	EXTI_FTSR1_FT16_Msk (0x1UL << EXTI_FTSR1_FT16_Pos)

#define	EXTI_FTSR1_FT16 EXTI_FTSR1_FT16_Msk

#define	EXTI_FTSR1_FT17_Pos (17U)

#define	EXTI_FTSR1_FT17_Msk (0x1UL << EXTI_FTSR1_FT17_Pos)

#define	EXTI_FTSR1_FT17 EXTI_FTSR1_FT17_Msk

#define	EXTI_FTSR1_FT19_Pos (19U)

#define	EXTI_FTSR1_FT19_Msk (0x1UL << EXTI_FTSR1_FT19_Pos)

#define	EXTI_FTSR1_FT19 EXTI_FTSR1_FT19_Msk

#define	EXTI_FTSR1_FT20_Pos (20U)

#define	EXTI_FTSR1_FT20_Msk (0x1UL << EXTI_FTSR1_FT20_Pos)

#define	EXTI_FTSR1_FT20 EXTI_FTSR1_FT20_Msk

#define	EXTI_FTSR1_FT21_Pos (21U)

#define	EXTI_FTSR1_FT21_Msk (0x1UL << EXTI_FTSR1_FT21_Pos)

#define	EXTI_FTSR1_FT21 EXTI_FTSR1_FT21_Msk

#define	EXTI_FTSR1_FT22_Pos (22U)

#define	EXTI_FTSR1_FT22_Msk (0x1UL << EXTI_FTSR1_FT22_Pos)

#define	EXTI_FTSR1_FT22 EXTI_FTSR1_FT22_Msk

#define	EXTI_FTSR1_FT29_Pos (29U)

#define	EXTI_FTSR1_FT29_Msk (0x1UL << EXTI_FTSR1_FT29_Pos)

#define	EXTI_FTSR1_FT29 EXTI_FTSR1_FT29_Msk

#define	EXTI_FTSR1_FT30_Pos (30U)

#define	EXTI_FTSR1_FT30_Msk (0x1UL << EXTI_FTSR1_FT30_Pos)

#define	EXTI_FTSR1_FT30 EXTI_FTSR1_FT30_Msk

#define	EXTI_FTSR1_FT31_Pos (31U)

#define	EXTI_FTSR1_FT31_Msk (0x1UL << EXTI_FTSR1_FT31_Pos)

#define	EXTI_FTSR1_FT31 EXTI_FTSR1_FT31_Msk

#define	EXTI_SWIER1_SWI0_Pos (0U)

#define	EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos)

#define	EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk

#define	EXTI_SWIER1_SWI1_Pos (1U)

#define	EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos)

#define	EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk

#define	EXTI_SWIER1_SWI2_Pos (2U)

#define	EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos)

#define	EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk

#define	EXTI_SWIER1_SWI3_Pos (3U)

#define	EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos)

#define	EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk

#define	EXTI_SWIER1_SWI4_Pos (4U)

#define	EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos)

#define	EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk

#define	EXTI_SWIER1_SWI5_Pos (5U)

#define	EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos)

#define	EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk

#define	EXTI_SWIER1_SWI6_Pos (6U)

#define	EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos)

#define	EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk

#define	EXTI_SWIER1_SWI7_Pos (7U)

#define	EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos)

#define	EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk

#define	EXTI_SWIER1_SWI8_Pos (8U)

#define	EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos)

#define	EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk

#define	EXTI_SWIER1_SWI9_Pos (9U)

#define	EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos)

#define	EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk

#define	EXTI_SWIER1_SWI10_Pos (10U)

#define	EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos)

#define	EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk

#define	EXTI_SWIER1_SWI11_Pos (11U)

#define	EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos)

#define	EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk

#define	EXTI_SWIER1_SWI12_Pos (12U)

#define	EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos)

#define	EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk

#define	EXTI_SWIER1_SWI13_Pos (13U)

#define	EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos)

#define	EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk

#define	EXTI_SWIER1_SWI14_Pos (14U)

#define	EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos)

#define	EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk

#define	EXTI_SWIER1_SWI15_Pos (15U)

#define	EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos)

#define	EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk

#define	EXTI_SWIER1_SWI16_Pos (16U)

#define	EXTI_SWIER1_SWI16_Msk (0x1UL << EXTI_SWIER1_SWI16_Pos)

#define	EXTI_SWIER1_SWI16 EXTI_SWIER1_SWI16_Msk

#define	EXTI_SWIER1_SWI17_Pos (17U)

#define	EXTI_SWIER1_SWI17_Msk (0x1UL << EXTI_SWIER1_SWI17_Pos)

#define	EXTI_SWIER1_SWI17 EXTI_SWIER1_SWI17_Msk

#define	EXTI_SWIER1_SWI19_Pos (19U)

#define	EXTI_SWIER1_SWI19_Msk (0x1UL << EXTI_SWIER1_SWI19_Pos)

#define	EXTI_SWIER1_SWI19 EXTI_SWIER1_SWI19_Msk

#define	EXTI_SWIER1_SWI20_Pos (20U)

#define	EXTI_SWIER1_SWI20_Msk (0x1UL << EXTI_SWIER1_SWI20_Pos)

#define	EXTI_SWIER1_SWI20 EXTI_SWIER1_SWI20_Msk

#define	EXTI_SWIER1_SWI21_Pos (21U)

#define	EXTI_SWIER1_SWI21_Msk (0x1UL << EXTI_SWIER1_SWI21_Pos)

#define	EXTI_SWIER1_SWI21 EXTI_SWIER1_SWI21_Msk

#define	EXTI_SWIER1_SWI22_Pos (22U)

#define	EXTI_SWIER1_SWI22_Msk (0x1UL << EXTI_SWIER1_SWI22_Pos)

#define	EXTI_SWIER1_SWI22 EXTI_SWIER1_SWI22_Msk

#define	EXTI_SWIER1_SWI29_Pos (29U)

#define	EXTI_SWIER1_SWI29_Msk (0x1UL << EXTI_SWIER1_SWI29_Pos)

#define	EXTI_SWIER1_SWI29 EXTI_SWIER1_SWI29_Msk

#define	EXTI_SWIER1_SWI30_Pos (30U)

#define	EXTI_SWIER1_SWI30_Msk (0x1UL << EXTI_SWIER1_SWI30_Pos)

#define	EXTI_SWIER1_SWI30 EXTI_SWIER1_SWI30_Msk

#define	EXTI_SWIER1_SWI31_Pos (31U)

#define	EXTI_SWIER1_SWI31_Msk (0x1UL << EXTI_SWIER1_SWI31_Pos)

#define	EXTI_SWIER1_SWI31 EXTI_SWIER1_SWI31_Msk

#define	EXTI_PR1_PIF0_Pos (0U)

#define	EXTI_PR1_PIF0_Msk (0x1UL << EXTI_PR1_PIF0_Pos)

#define	EXTI_PR1_PIF0 EXTI_PR1_PIF0_Msk

#define	EXTI_PR1_PIF1_Pos (1U)

#define	EXTI_PR1_PIF1_Msk (0x1UL << EXTI_PR1_PIF1_Pos)

#define	EXTI_PR1_PIF1 EXTI_PR1_PIF1_Msk

#define	EXTI_PR1_PIF2_Pos (2U)

#define	EXTI_PR1_PIF2_Msk (0x1UL << EXTI_PR1_PIF2_Pos)

#define	EXTI_PR1_PIF2 EXTI_PR1_PIF2_Msk

#define	EXTI_PR1_PIF3_Pos (3U)

#define	EXTI_PR1_PIF3_Msk (0x1UL << EXTI_PR1_PIF3_Pos)

#define	EXTI_PR1_PIF3 EXTI_PR1_PIF3_Msk

#define	EXTI_PR1_PIF4_Pos (4U)

#define	EXTI_PR1_PIF4_Msk (0x1UL << EXTI_PR1_PIF4_Pos)

#define	EXTI_PR1_PIF4 EXTI_PR1_PIF4_Msk

#define	EXTI_PR1_PIF5_Pos (5U)

#define	EXTI_PR1_PIF5_Msk (0x1UL << EXTI_PR1_PIF5_Pos)

#define	EXTI_PR1_PIF5 EXTI_PR1_PIF5_Msk

#define	EXTI_PR1_PIF6_Pos (6U)

#define	EXTI_PR1_PIF6_Msk (0x1UL << EXTI_PR1_PIF6_Pos)

#define	EXTI_PR1_PIF6 EXTI_PR1_PIF6_Msk

#define	EXTI_PR1_PIF7_Pos (7U)

#define	EXTI_PR1_PIF7_Msk (0x1UL << EXTI_PR1_PIF7_Pos)

#define	EXTI_PR1_PIF7 EXTI_PR1_PIF7_Msk

#define	EXTI_PR1_PIF8_Pos (8U)

#define	EXTI_PR1_PIF8_Msk (0x1UL << EXTI_PR1_PIF8_Pos)

#define	EXTI_PR1_PIF8 EXTI_PR1_PIF8_Msk

#define	EXTI_PR1_PIF9_Pos (9U)

#define	EXTI_PR1_PIF9_Msk (0x1UL << EXTI_PR1_PIF9_Pos)

#define	EXTI_PR1_PIF9 EXTI_PR1_PIF9_Msk

#define	EXTI_PR1_PIF10_Pos (10U)

#define	EXTI_PR1_PIF10_Msk (0x1UL << EXTI_PR1_PIF10_Pos)

#define	EXTI_PR1_PIF10 EXTI_PR1_PIF10_Msk

#define	EXTI_PR1_PIF11_Pos (11U)

#define	EXTI_PR1_PIF11_Msk (0x1UL << EXTI_PR1_PIF11_Pos)

#define	EXTI_PR1_PIF11 EXTI_PR1_PIF11_Msk

#define	EXTI_PR1_PIF12_Pos (12U)

#define	EXTI_PR1_PIF12_Msk (0x1UL << EXTI_PR1_PIF12_Pos)

#define	EXTI_PR1_PIF12 EXTI_PR1_PIF12_Msk

#define	EXTI_PR1_PIF13_Pos (13U)

#define	EXTI_PR1_PIF13_Msk (0x1UL << EXTI_PR1_PIF13_Pos)

#define	EXTI_PR1_PIF13 EXTI_PR1_PIF13_Msk

#define	EXTI_PR1_PIF14_Pos (14U)

#define	EXTI_PR1_PIF14_Msk (0x1UL << EXTI_PR1_PIF14_Pos)

#define	EXTI_PR1_PIF14 EXTI_PR1_PIF14_Msk

#define	EXTI_PR1_PIF15_Pos (15U)

#define	EXTI_PR1_PIF15_Msk (0x1UL << EXTI_PR1_PIF15_Pos)

#define	EXTI_PR1_PIF15 EXTI_PR1_PIF15_Msk

#define	EXTI_PR1_PIF16_Pos (16U)

#define	EXTI_PR1_PIF16_Msk (0x1UL << EXTI_PR1_PIF16_Pos)

#define	EXTI_PR1_PIF16 EXTI_PR1_PIF16_Msk

#define	EXTI_PR1_PIF17_Pos (17U)

#define	EXTI_PR1_PIF17_Msk (0x1UL << EXTI_PR1_PIF17_Pos)

#define	EXTI_PR1_PIF17 EXTI_PR1_PIF17_Msk

#define	EXTI_PR1_PIF19_Pos (19U)

#define	EXTI_PR1_PIF19_Msk (0x1UL << EXTI_PR1_PIF19_Pos)

#define	EXTI_PR1_PIF19 EXTI_PR1_PIF19_Msk

#define	EXTI_PR1_PIF20_Pos (20U)

#define	EXTI_PR1_PIF20_Msk (0x1UL << EXTI_PR1_PIF20_Pos)

#define	EXTI_PR1_PIF20 EXTI_PR1_PIF20_Msk

#define	EXTI_PR1_PIF21_Pos (21U)

#define	EXTI_PR1_PIF21_Msk (0x1UL << EXTI_PR1_PIF21_Pos)

#define	EXTI_PR1_PIF21 EXTI_PR1_PIF21_Msk

#define	EXTI_PR1_PIF22_Pos (22U)

#define	EXTI_PR1_PIF22_Msk (0x1UL << EXTI_PR1_PIF22_Pos)

#define	EXTI_PR1_PIF22 EXTI_PR1_PIF22_Msk

#define	EXTI_PR1_PIF29_Pos (29U)

#define	EXTI_PR1_PIF29_Msk (0x1UL << EXTI_PR1_PIF29_Pos)

#define	EXTI_PR1_PIF29 EXTI_PR1_PIF29_Msk

#define	EXTI_PR1_PIF30_Pos (30U)

#define	EXTI_PR1_PIF30_Msk (0x1UL << EXTI_PR1_PIF30_Pos)

#define	EXTI_PR1_PIF30 EXTI_PR1_PIF30_Msk

#define	EXTI_PR1_PIF31_Pos (31U)

#define	EXTI_PR1_PIF31_Msk (0x1UL << EXTI_PR1_PIF31_Pos)

#define	EXTI_PR1_PIF31 EXTI_PR1_PIF31_Msk

#define	EXTI_IMR2_IM32_Pos (0U)

#define	EXTI_IMR2_IM32_Msk (0x1UL << EXTI_IMR2_IM32_Pos)

#define	EXTI_IMR2_IM32 EXTI_IMR2_IM32_Msk

#define	EXTI_IMR2_IM33_Pos (1U)

#define	EXTI_IMR2_IM33_Msk (0x1UL << EXTI_IMR2_IM33_Pos)

#define	EXTI_IMR2_IM33 EXTI_IMR2_IM33_Msk

#define	EXTI_IMR2_IM34_Pos (2U)

#define	EXTI_IMR2_IM34_Msk (0x1UL << EXTI_IMR2_IM34_Pos)

#define	EXTI_IMR2_IM34 EXTI_IMR2_IM34_Msk

#define	EXTI_IMR2_IM35_Pos (3U)

#define	EXTI_IMR2_IM35_Msk (0x1UL << EXTI_IMR2_IM35_Pos)

#define	EXTI_IMR2_IM35 EXTI_IMR2_IM35_Msk

#define	EXTI_IMR2_IM36_Pos (4U)

#define	EXTI_IMR2_IM36_Msk (0x1UL << EXTI_IMR2_IM36_Pos)

#define	EXTI_IMR2_IM36 EXTI_IMR2_IM36_Msk

#define	EXTI_IMR2_IM37_Pos (5U)

#define	EXTI_IMR2_IM37_Msk (0x1UL << EXTI_IMR2_IM37_Pos)

#define	EXTI_IMR2_IM37 EXTI_IMR2_IM37_Msk

#define	EXTI_IMR2_IM38_Pos (6U)

#define	EXTI_IMR2_IM38_Msk (0x1UL << EXTI_IMR2_IM38_Pos)

#define	EXTI_IMR2_IM38 EXTI_IMR2_IM38_Msk

#define	EXTI_IMR2_IM39_Pos (7U)

#define	EXTI_IMR2_IM39_Msk (0x1UL << EXTI_IMR2_IM39_Pos)

#define	EXTI_IMR2_IM39 EXTI_IMR2_IM39_Msk

#define	EXTI_IMR2_IM40_Pos (8U)

#define	EXTI_IMR2_IM40_Msk (0x1UL << EXTI_IMR2_IM40_Pos)

#define	EXTI_IMR2_IM40 EXTI_IMR2_IM40_Msk

#define	EXTI_IMR2_IM41_Pos (9U)

#define	EXTI_IMR2_IM41_Msk (0x1UL << EXTI_IMR2_IM41_Pos)

#define	EXTI_IMR2_IM41 EXTI_IMR2_IM41_Msk

#define	EXTI_IMR2_IM42_Pos (10U)

#define	EXTI_IMR2_IM42_Msk (0x1UL << EXTI_IMR2_IM42_Pos)

#define	EXTI_IMR2_IM42 EXTI_IMR2_IM42_Msk

#define	EXTI_IMR2_IM_Pos (0U)

#define	EXTI_IMR2_IM_Msk (0x7FFUL << EXTI_IMR2_IM_Pos)

#define	EXTI_IMR2_IM EXTI_IMR2_IM_Msk

#define	EXTI_EMR2_EM32_Pos (0U)

#define	EXTI_EMR2_EM32_Msk (0x1UL << EXTI_EMR2_EM32_Pos)

#define	EXTI_EMR2_EM32 EXTI_EMR2_EM32_Msk

#define	EXTI_EMR2_EM33_Pos (1U)

#define	EXTI_EMR2_EM33_Msk (0x1UL << EXTI_EMR2_EM33_Pos)

#define	EXTI_EMR2_EM33 EXTI_EMR2_EM33_Msk

#define	EXTI_EMR2_EM34_Pos (2U)

#define	EXTI_EMR2_EM34_Msk (0x1UL << EXTI_EMR2_EM34_Pos)

#define	EXTI_EMR2_EM34 EXTI_EMR2_EM34_Msk

#define	EXTI_EMR2_EM35_Pos (3U)

#define	EXTI_EMR2_EM35_Msk (0x1UL << EXTI_EMR2_EM35_Pos)

#define	EXTI_EMR2_EM35 EXTI_EMR2_EM35_Msk

#define	EXTI_EMR2_EM36_Pos (4U)

#define	EXTI_EMR2_EM36_Msk (0x1UL << EXTI_EMR2_EM36_Pos)

#define	EXTI_EMR2_EM36 EXTI_EMR2_EM36_Msk

#define	EXTI_EMR2_EM37_Pos (5U)

#define	EXTI_EMR2_EM37_Msk (0x1UL << EXTI_EMR2_EM37_Pos)

#define	EXTI_EMR2_EM37 EXTI_EMR2_EM37_Msk

#define	EXTI_EMR2_EM38_Pos (6U)

#define	EXTI_EMR2_EM38_Msk (0x1UL << EXTI_EMR2_EM38_Pos)

#define	EXTI_EMR2_EM38 EXTI_EMR2_EM38_Msk

#define	EXTI_EMR2_EM39_Pos (7U)

#define	EXTI_EMR2_EM39_Msk (0x1UL << EXTI_EMR2_EM39_Pos)

#define	EXTI_EMR2_EM39 EXTI_EMR2_EM39_Msk

#define	EXTI_EMR2_EM40_Pos (8U)

#define	EXTI_EMR2_EM40_Msk (0x1UL << EXTI_EMR2_EM40_Pos)

#define	EXTI_EMR2_EM40 EXTI_EMR2_EM40_Msk

#define	EXTI_EMR2_EM41_Pos (9U)

#define	EXTI_EMR2_EM41_Msk (0x1UL << EXTI_EMR2_EM41_Pos)

#define	EXTI_EMR2_EM41 EXTI_EMR2_EM41_Msk

#define	EXTI_EMR2_EM42_Pos (10U)

#define	EXTI_EMR2_EM42_Msk (0x1UL << EXTI_EMR2_EM42_Pos)

#define	EXTI_EMR2_EM42 EXTI_EMR2_EM42_Msk

#define	EXTI_EMR2_EM_Pos (0U)

#define	EXTI_EMR2_EM_Msk (0x7FFUL << EXTI_EMR2_EM_Pos)

#define	EXTI_EMR2_EM EXTI_EMR2_EM_Msk

#define	EXTI_RTSR2_RT32_Pos (0U)

#define	EXTI_RTSR2_RT32_Msk (0x1UL << EXTI_RTSR2_RT32_Pos)

#define	EXTI_RTSR2_RT32 EXTI_RTSR2_RT32_Msk

#define	EXTI_RTSR2_RT33_Pos (1U)

#define	EXTI_RTSR2_RT33_Msk (0x1UL << EXTI_RTSR2_RT33_Pos)

#define	EXTI_RTSR2_RT33 EXTI_RTSR2_RT33_Msk

#define	EXTI_RTSR2_RT38_Pos (6U)

#define	EXTI_RTSR2_RT38_Msk (0x1UL << EXTI_RTSR2_RT38_Pos)

#define	EXTI_RTSR2_RT38 EXTI_RTSR2_RT38_Msk

#define	EXTI_RTSR2_RT39_Pos (7U)

#define	EXTI_RTSR2_RT39_Msk (0x1UL << EXTI_RTSR2_RT39_Pos)

#define	EXTI_RTSR2_RT39 EXTI_RTSR2_RT39_Msk

#define	EXTI_RTSR2_RT40_Pos (8U)

#define	EXTI_RTSR2_RT40_Msk (0x1UL << EXTI_RTSR2_RT40_Pos)

#define	EXTI_RTSR2_RT40 EXTI_RTSR2_RT40_Msk

#define	EXTI_RTSR2_RT41_Pos (9U)

#define	EXTI_RTSR2_RT41_Msk (0x1UL << EXTI_RTSR2_RT41_Pos)

#define	EXTI_RTSR2_RT41 EXTI_RTSR2_RT41_Msk

#define	EXTI_FTSR2_FT32_Pos (0U)

#define	EXTI_FTSR2_FT32_Msk (0x1UL << EXTI_FTSR2_FT32_Pos)

#define	EXTI_FTSR2_FT32 EXTI_FTSR2_FT32_Msk

#define	EXTI_FTSR2_FT33_Pos (1U)

#define	EXTI_FTSR2_FT33_Msk (0x1UL << EXTI_FTSR2_FT33_Pos)

#define	EXTI_FTSR2_FT33 EXTI_FTSR2_FT33_Msk

#define	EXTI_FTSR2_FT38_Pos (6U)

#define	EXTI_FTSR2_FT38_Msk (0x1UL << EXTI_FTSR2_FT38_Pos)

#define	EXTI_FTSR2_FT38 EXTI_FTSR2_FT38_Msk

#define	EXTI_FTSR2_FT39_Pos (7U)

#define	EXTI_FTSR2_FT39_Msk (0x1UL << EXTI_FTSR2_FT39_Pos)

#define	EXTI_FTSR2_FT39 EXTI_FTSR2_FT39_Msk

#define	EXTI_FTSR2_FT40_Pos (8U)

#define	EXTI_FTSR2_FT40_Msk (0x1UL << EXTI_FTSR2_FT40_Pos)

#define	EXTI_FTSR2_FT40 EXTI_FTSR2_FT40_Msk

#define	EXTI_FTSR2_FT41_Pos (9U)

#define	EXTI_FTSR2_FT41_Msk (0x1UL << EXTI_FTSR2_FT41_Pos)

#define	EXTI_FTSR2_FT41 EXTI_FTSR2_FT41_Msk

#define	EXTI_SWIER2_SWI32_Pos (0U)

#define	EXTI_SWIER2_SWI32_Msk (0x1UL << EXTI_SWIER2_SWI32_Pos)

#define	EXTI_SWIER2_SWI32 EXTI_SWIER2_SWI32_Msk

#define	EXTI_SWIER2_SWI33_Pos (1U)

#define	EXTI_SWIER2_SWI33_Msk (0x1UL << EXTI_SWIER2_SWI33_Pos)

#define	EXTI_SWIER2_SWI33 EXTI_SWIER2_SWI33_Msk

#define	EXTI_SWIER2_SWI38_Pos (6U)

#define	EXTI_SWIER2_SWI38_Msk (0x1UL << EXTI_SWIER2_SWI38_Pos)

#define	EXTI_SWIER2_SWI38 EXTI_SWIER2_SWI38_Msk

#define	EXTI_SWIER2_SWI39_Pos (7U)

#define	EXTI_SWIER2_SWI39_Msk (0x1UL << EXTI_SWIER2_SWI39_Pos)

#define	EXTI_SWIER2_SWI39 EXTI_SWIER2_SWI39_Msk

#define	EXTI_SWIER2_SWI40_Pos (8U)

#define	EXTI_SWIER2_SWI40_Msk (0x1UL << EXTI_SWIER2_SWI40_Pos)

#define	EXTI_SWIER2_SWI40 EXTI_SWIER2_SWI40_Msk

#define	EXTI_SWIER2_SWI41_Pos (9U)

#define	EXTI_SWIER2_SWI41_Msk (0x1UL << EXTI_SWIER2_SWI41_Pos)

#define	EXTI_SWIER2_SWI41 EXTI_SWIER2_SWI41_Msk

#define	EXTI_PR2_PIF32_Pos (0U)

#define	EXTI_PR2_PIF32_Msk (0x1UL << EXTI_PR2_PIF32_Pos)

#define	EXTI_PR2_PIF32 EXTI_PR2_PIF32_Msk

#define	EXTI_PR2_PIF33_Pos (1U)

#define	EXTI_PR2_PIF33_Msk (0x1UL << EXTI_PR2_PIF33_Pos)

#define	EXTI_PR2_PIF33 EXTI_PR2_PIF33_Msk

#define	EXTI_PR2_PIF38_Pos (6U)

#define	EXTI_PR2_PIF38_Msk (0x1UL << EXTI_PR2_PIF38_Pos)

#define	EXTI_PR2_PIF38 EXTI_PR2_PIF38_Msk

#define	EXTI_PR2_PIF39_Pos (7U)

#define	EXTI_PR2_PIF39_Msk (0x1UL << EXTI_PR2_PIF39_Pos)

#define	EXTI_PR2_PIF39 EXTI_PR2_PIF39_Msk

#define	EXTI_PR2_PIF40_Pos (8U)

#define	EXTI_PR2_PIF40_Msk (0x1UL << EXTI_PR2_PIF40_Pos)

#define	EXTI_PR2_PIF40 EXTI_PR2_PIF40_Msk

#define	EXTI_PR2_PIF41_Pos (9U)

#define	EXTI_PR2_PIF41_Msk (0x1UL << EXTI_PR2_PIF41_Pos)

#define	EXTI_PR2_PIF41 EXTI_PR2_PIF41_Msk

#define	FDCAN_CREL_DAY_Pos (0U)

#define	FDCAN_CREL_DAY_Msk (0xFFUL << FDCAN_CREL_DAY_Pos)

#define	FDCAN_CREL_DAY FDCAN_CREL_DAY_Msk

#define	FDCAN_CREL_MON_Pos (8U)

#define	FDCAN_CREL_MON_Msk (0xFFUL << FDCAN_CREL_MON_Pos)

#define	FDCAN_CREL_MON FDCAN_CREL_MON_Msk

#define	FDCAN_CREL_YEAR_Pos (16U)

#define	FDCAN_CREL_YEAR_Msk (0xFUL << FDCAN_CREL_YEAR_Pos)

#define	FDCAN_CREL_YEAR FDCAN_CREL_YEAR_Msk

#define	FDCAN_CREL_SUBSTEP_Pos (20U)

#define	FDCAN_CREL_SUBSTEP_Msk (0xFUL << FDCAN_CREL_SUBSTEP_Pos)

#define	FDCAN_CREL_SUBSTEP FDCAN_CREL_SUBSTEP_Msk

#define	FDCAN_CREL_STEP_Pos (24U)

#define	FDCAN_CREL_STEP_Msk (0xFUL << FDCAN_CREL_STEP_Pos)

#define	FDCAN_CREL_STEP FDCAN_CREL_STEP_Msk

#define	FDCAN_CREL_REL_Pos (28U)

#define	FDCAN_CREL_REL_Msk (0xFUL << FDCAN_CREL_REL_Pos)

#define	FDCAN_CREL_REL FDCAN_CREL_REL_Msk

#define	FDCAN_ENDN_ETV_Pos (0U)

#define	FDCAN_ENDN_ETV_Msk (0xFFFFFFFFUL << FDCAN_ENDN_ETV_Pos)

#define	FDCAN_ENDN_ETV FDCAN_ENDN_ETV_Msk

#define	FDCAN_DBTP_DSJW_Pos (0U)

#define	FDCAN_DBTP_DSJW_Msk (0xFUL << FDCAN_DBTP_DSJW_Pos)

#define	FDCAN_DBTP_DSJW FDCAN_DBTP_DSJW_Msk

#define	FDCAN_DBTP_DTSEG2_Pos (4U)

#define	FDCAN_DBTP_DTSEG2_Msk (0xFUL << FDCAN_DBTP_DTSEG2_Pos)

#define	FDCAN_DBTP_DTSEG2 FDCAN_DBTP_DTSEG2_Msk

#define	FDCAN_DBTP_DTSEG1_Pos (8U)

#define	FDCAN_DBTP_DTSEG1_Msk (0x1FUL << FDCAN_DBTP_DTSEG1_Pos)

#define	FDCAN_DBTP_DTSEG1 FDCAN_DBTP_DTSEG1_Msk

#define	FDCAN_DBTP_DBRP_Pos (16U)

#define	FDCAN_DBTP_DBRP_Msk (0x1FUL << FDCAN_DBTP_DBRP_Pos)

#define	FDCAN_DBTP_DBRP FDCAN_DBTP_DBRP_Msk

#define	FDCAN_DBTP_TDC_Pos (23U)

#define	FDCAN_DBTP_TDC_Msk (0x1UL << FDCAN_DBTP_TDC_Pos)

#define	FDCAN_DBTP_TDC FDCAN_DBTP_TDC_Msk

#define	FDCAN_TEST_LBCK_Pos (4U)

#define	FDCAN_TEST_LBCK_Msk (0x1UL << FDCAN_TEST_LBCK_Pos)

#define	FDCAN_TEST_LBCK FDCAN_TEST_LBCK_Msk

#define	FDCAN_TEST_TX_Pos (5U)

#define	FDCAN_TEST_TX_Msk (0x3UL << FDCAN_TEST_TX_Pos)

#define	FDCAN_TEST_TX FDCAN_TEST_TX_Msk

#define	FDCAN_TEST_RX_Pos (7U)

#define	FDCAN_TEST_RX_Msk (0x1UL << FDCAN_TEST_RX_Pos)

#define	FDCAN_TEST_RX FDCAN_TEST_RX_Msk

#define	FDCAN_RWD_WDC_Pos (0U)

#define	FDCAN_RWD_WDC_Msk (0xFFUL << FDCAN_RWD_WDC_Pos)

#define	FDCAN_RWD_WDC FDCAN_RWD_WDC_Msk

#define	FDCAN_RWD_WDV_Pos (8U)

#define	FDCAN_RWD_WDV_Msk (0xFFUL << FDCAN_RWD_WDV_Pos)

#define	FDCAN_RWD_WDV FDCAN_RWD_WDV_Msk

#define	FDCAN_CCCR_INIT_Pos (0U)

#define	FDCAN_CCCR_INIT_Msk (0x1UL << FDCAN_CCCR_INIT_Pos)

#define	FDCAN_CCCR_INIT FDCAN_CCCR_INIT_Msk

#define	FDCAN_CCCR_CCE_Pos (1U)

#define	FDCAN_CCCR_CCE_Msk (0x1UL << FDCAN_CCCR_CCE_Pos)

#define	FDCAN_CCCR_CCE FDCAN_CCCR_CCE_Msk

#define	FDCAN_CCCR_ASM_Pos (2U)

#define	FDCAN_CCCR_ASM_Msk (0x1UL << FDCAN_CCCR_ASM_Pos)

#define	FDCAN_CCCR_ASM FDCAN_CCCR_ASM_Msk

#define	FDCAN_CCCR_CSA_Pos (3U)

#define	FDCAN_CCCR_CSA_Msk (0x1UL << FDCAN_CCCR_CSA_Pos)

#define	FDCAN_CCCR_CSA FDCAN_CCCR_CSA_Msk

#define	FDCAN_CCCR_CSR_Pos (4U)

#define	FDCAN_CCCR_CSR_Msk (0x1UL << FDCAN_CCCR_CSR_Pos)

#define	FDCAN_CCCR_CSR FDCAN_CCCR_CSR_Msk

#define	FDCAN_CCCR_MON_Pos (5U)

#define	FDCAN_CCCR_MON_Msk (0x1UL << FDCAN_CCCR_MON_Pos)

#define	FDCAN_CCCR_MON FDCAN_CCCR_MON_Msk

#define	FDCAN_CCCR_DAR_Pos (6U)

#define	FDCAN_CCCR_DAR_Msk (0x1UL << FDCAN_CCCR_DAR_Pos)

#define	FDCAN_CCCR_DAR FDCAN_CCCR_DAR_Msk

#define	FDCAN_CCCR_TEST_Pos (7U)

#define	FDCAN_CCCR_TEST_Msk (0x1UL << FDCAN_CCCR_TEST_Pos)

#define	FDCAN_CCCR_TEST FDCAN_CCCR_TEST_Msk

#define	FDCAN_CCCR_FDOE_Pos (8U)

#define	FDCAN_CCCR_FDOE_Msk (0x1UL << FDCAN_CCCR_FDOE_Pos)

#define	FDCAN_CCCR_FDOE FDCAN_CCCR_FDOE_Msk

#define	FDCAN_CCCR_BRSE_Pos (9U)

#define	FDCAN_CCCR_BRSE_Msk (0x1UL << FDCAN_CCCR_BRSE_Pos)

#define	FDCAN_CCCR_BRSE FDCAN_CCCR_BRSE_Msk

#define	FDCAN_CCCR_PXHD_Pos (12U)

#define	FDCAN_CCCR_PXHD_Msk (0x1UL << FDCAN_CCCR_PXHD_Pos)

#define	FDCAN_CCCR_PXHD FDCAN_CCCR_PXHD_Msk

#define	FDCAN_CCCR_EFBI_Pos (13U)

#define	FDCAN_CCCR_EFBI_Msk (0x1UL << FDCAN_CCCR_EFBI_Pos)

#define	FDCAN_CCCR_EFBI FDCAN_CCCR_EFBI_Msk

#define	FDCAN_CCCR_TXP_Pos (14U)

#define	FDCAN_CCCR_TXP_Msk (0x1UL << FDCAN_CCCR_TXP_Pos)

#define	FDCAN_CCCR_TXP FDCAN_CCCR_TXP_Msk

#define	FDCAN_CCCR_NISO_Pos (15U)

#define	FDCAN_CCCR_NISO_Msk (0x1UL << FDCAN_CCCR_NISO_Pos)

#define	FDCAN_CCCR_NISO FDCAN_CCCR_NISO_Msk

#define	FDCAN_NBTP_NTSEG2_Pos (0U)

#define	FDCAN_NBTP_NTSEG2_Msk (0x7FUL << FDCAN_NBTP_NTSEG2_Pos)

#define	FDCAN_NBTP_NTSEG2 FDCAN_NBTP_NTSEG2_Msk

#define	FDCAN_NBTP_NTSEG1_Pos (8U)

#define	FDCAN_NBTP_NTSEG1_Msk (0xFFUL << FDCAN_NBTP_NTSEG1_Pos)

#define	FDCAN_NBTP_NTSEG1 FDCAN_NBTP_NTSEG1_Msk

#define	FDCAN_NBTP_NBRP_Pos (16U)

#define	FDCAN_NBTP_NBRP_Msk (0x1FFUL << FDCAN_NBTP_NBRP_Pos)

#define	FDCAN_NBTP_NBRP FDCAN_NBTP_NBRP_Msk

#define	FDCAN_NBTP_NSJW_Pos (25U)

#define	FDCAN_NBTP_NSJW_Msk (0x7FUL << FDCAN_NBTP_NSJW_Pos)

#define	FDCAN_NBTP_NSJW FDCAN_NBTP_NSJW_Msk

#define	FDCAN_TSCC_TSS_Pos (0U)

#define	FDCAN_TSCC_TSS_Msk (0x3UL << FDCAN_TSCC_TSS_Pos)

#define	FDCAN_TSCC_TSS FDCAN_TSCC_TSS_Msk

#define	FDCAN_TSCC_TCP_Pos (16U)

#define	FDCAN_TSCC_TCP_Msk (0xFUL << FDCAN_TSCC_TCP_Pos)

#define	FDCAN_TSCC_TCP FDCAN_TSCC_TCP_Msk

#define	FDCAN_TSCV_TSC_Pos (0U)

#define	FDCAN_TSCV_TSC_Msk (0xFFFFUL << FDCAN_TSCV_TSC_Pos)

#define	FDCAN_TSCV_TSC FDCAN_TSCV_TSC_Msk

#define	FDCAN_TOCC_ETOC_Pos (0U)

#define	FDCAN_TOCC_ETOC_Msk (0x1UL << FDCAN_TOCC_ETOC_Pos)

#define	FDCAN_TOCC_ETOC FDCAN_TOCC_ETOC_Msk

#define	FDCAN_TOCC_TOS_Pos (1U)

#define	FDCAN_TOCC_TOS_Msk (0x3UL << FDCAN_TOCC_TOS_Pos)

#define	FDCAN_TOCC_TOS FDCAN_TOCC_TOS_Msk

#define	FDCAN_TOCC_TOP_Pos (16U)

#define	FDCAN_TOCC_TOP_Msk (0xFFFFUL << FDCAN_TOCC_TOP_Pos)

#define	FDCAN_TOCC_TOP FDCAN_TOCC_TOP_Msk

#define	FDCAN_TOCV_TOC_Pos (0U)

#define	FDCAN_TOCV_TOC_Msk (0xFFFFUL << FDCAN_TOCV_TOC_Pos)

#define	FDCAN_TOCV_TOC FDCAN_TOCV_TOC_Msk

#define	FDCAN_ECR_TEC_Pos (0U)

#define	FDCAN_ECR_TEC_Msk (0xFFUL << FDCAN_ECR_TEC_Pos)

#define	FDCAN_ECR_TEC FDCAN_ECR_TEC_Msk

#define	FDCAN_ECR_REC_Pos (8U)

#define	FDCAN_ECR_REC_Msk (0x7FUL << FDCAN_ECR_REC_Pos)

#define	FDCAN_ECR_REC FDCAN_ECR_REC_Msk

#define	FDCAN_ECR_RP_Pos (15U)

#define	FDCAN_ECR_RP_Msk (0x1UL << FDCAN_ECR_RP_Pos)

#define	FDCAN_ECR_RP FDCAN_ECR_RP_Msk

#define	FDCAN_ECR_CEL_Pos (16U)

#define	FDCAN_ECR_CEL_Msk (0xFFUL << FDCAN_ECR_CEL_Pos)

#define	FDCAN_ECR_CEL FDCAN_ECR_CEL_Msk

#define	FDCAN_PSR_LEC_Pos (0U)

#define	FDCAN_PSR_LEC_Msk (0x7UL << FDCAN_PSR_LEC_Pos)

#define	FDCAN_PSR_LEC FDCAN_PSR_LEC_Msk

#define	FDCAN_PSR_ACT_Pos (3U)

#define	FDCAN_PSR_ACT_Msk (0x3UL << FDCAN_PSR_ACT_Pos)

#define	FDCAN_PSR_ACT FDCAN_PSR_ACT_Msk

#define	FDCAN_PSR_EP_Pos (5U)

#define	FDCAN_PSR_EP_Msk (0x1UL << FDCAN_PSR_EP_Pos)

#define	FDCAN_PSR_EP FDCAN_PSR_EP_Msk

#define	FDCAN_PSR_EW_Pos (6U)

#define	FDCAN_PSR_EW_Msk (0x1UL << FDCAN_PSR_EW_Pos)

#define	FDCAN_PSR_EW FDCAN_PSR_EW_Msk

#define	FDCAN_PSR_BO_Pos (7U)

#define	FDCAN_PSR_BO_Msk (0x1UL << FDCAN_PSR_BO_Pos)

#define	FDCAN_PSR_BO FDCAN_PSR_BO_Msk

#define	FDCAN_PSR_DLEC_Pos (8U)

#define	FDCAN_PSR_DLEC_Msk (0x7UL << FDCAN_PSR_DLEC_Pos)

#define	FDCAN_PSR_DLEC FDCAN_PSR_DLEC_Msk

#define	FDCAN_PSR_RESI_Pos (11U)

#define	FDCAN_PSR_RESI_Msk (0x1UL << FDCAN_PSR_RESI_Pos)

#define	FDCAN_PSR_RESI FDCAN_PSR_RESI_Msk

#define	FDCAN_PSR_RBRS_Pos (12U)

#define	FDCAN_PSR_RBRS_Msk (0x1UL << FDCAN_PSR_RBRS_Pos)

#define	FDCAN_PSR_RBRS FDCAN_PSR_RBRS_Msk

#define	FDCAN_PSR_REDL_Pos (13U)

#define	FDCAN_PSR_REDL_Msk (0x1UL << FDCAN_PSR_REDL_Pos)

#define	FDCAN_PSR_REDL FDCAN_PSR_REDL_Msk

#define	FDCAN_PSR_PXE_Pos (14U)

#define	FDCAN_PSR_PXE_Msk (0x1UL << FDCAN_PSR_PXE_Pos)

#define	FDCAN_PSR_PXE FDCAN_PSR_PXE_Msk

#define	FDCAN_PSR_TDCV_Pos (16U)

#define	FDCAN_PSR_TDCV_Msk (0x7FUL << FDCAN_PSR_TDCV_Pos)

#define	FDCAN_PSR_TDCV FDCAN_PSR_TDCV_Msk

#define	FDCAN_TDCR_TDCF_Pos (0U)

#define	FDCAN_TDCR_TDCF_Msk (0x7FUL << FDCAN_TDCR_TDCF_Pos)

#define	FDCAN_TDCR_TDCF FDCAN_TDCR_TDCF_Msk

#define	FDCAN_TDCR_TDCO_Pos (8U)

#define	FDCAN_TDCR_TDCO_Msk (0x7FUL << FDCAN_TDCR_TDCO_Pos)

#define	FDCAN_TDCR_TDCO FDCAN_TDCR_TDCO_Msk

#define	FDCAN_IR_RF0N_Pos (0U)

#define	FDCAN_IR_RF0N_Msk (0x1UL << FDCAN_IR_RF0N_Pos)

#define	FDCAN_IR_RF0N FDCAN_IR_RF0N_Msk

#define	FDCAN_IR_RF0F_Pos (1U)

#define	FDCAN_IR_RF0F_Msk (0x1UL << FDCAN_IR_RF0F_Pos)

#define	FDCAN_IR_RF0F FDCAN_IR_RF0F_Msk

#define	FDCAN_IR_RF0L_Pos (2U)

#define	FDCAN_IR_RF0L_Msk (0x1UL << FDCAN_IR_RF0L_Pos)

#define	FDCAN_IR_RF0L FDCAN_IR_RF0L_Msk

#define	FDCAN_IR_RF1N_Pos (3U)

#define	FDCAN_IR_RF1N_Msk (0x1UL << FDCAN_IR_RF1N_Pos)

#define	FDCAN_IR_RF1N FDCAN_IR_RF1N_Msk

#define	FDCAN_IR_RF1F_Pos (4U)

#define	FDCAN_IR_RF1F_Msk (0x1UL << FDCAN_IR_RF1F_Pos)

#define	FDCAN_IR_RF1F FDCAN_IR_RF1F_Msk

#define	FDCAN_IR_RF1L_Pos (5U)

#define	FDCAN_IR_RF1L_Msk (0x1UL << FDCAN_IR_RF1L_Pos)

#define	FDCAN_IR_RF1L FDCAN_IR_RF1L_Msk

#define	FDCAN_IR_HPM_Pos (6U)

#define	FDCAN_IR_HPM_Msk (0x1UL << FDCAN_IR_HPM_Pos)

#define	FDCAN_IR_HPM FDCAN_IR_HPM_Msk

#define	FDCAN_IR_TC_Pos (7U)

#define	FDCAN_IR_TC_Msk (0x1UL << FDCAN_IR_TC_Pos)

#define	FDCAN_IR_TC FDCAN_IR_TC_Msk

#define	FDCAN_IR_TCF_Pos (8U)

#define	FDCAN_IR_TCF_Msk (0x1UL << FDCAN_IR_TCF_Pos)

#define	FDCAN_IR_TCF FDCAN_IR_TCF_Msk

#define	FDCAN_IR_TFE_Pos (9U)

#define	FDCAN_IR_TFE_Msk (0x1UL << FDCAN_IR_TFE_Pos)

#define	FDCAN_IR_TFE FDCAN_IR_TFE_Msk

#define	FDCAN_IR_TEFN_Pos (10U)

#define	FDCAN_IR_TEFN_Msk (0x1UL << FDCAN_IR_TEFN_Pos)

#define	FDCAN_IR_TEFN FDCAN_IR_TEFN_Msk

#define	FDCAN_IR_TEFF_Pos (11U)

#define	FDCAN_IR_TEFF_Msk (0x1UL << FDCAN_IR_TEFF_Pos)

#define	FDCAN_IR_TEFF FDCAN_IR_TEFF_Msk

#define	FDCAN_IR_TEFL_Pos (12U)

#define	FDCAN_IR_TEFL_Msk (0x1UL << FDCAN_IR_TEFL_Pos)

#define	FDCAN_IR_TEFL FDCAN_IR_TEFL_Msk

#define	FDCAN_IR_TSW_Pos (13U)

#define	FDCAN_IR_TSW_Msk (0x1UL << FDCAN_IR_TSW_Pos)

#define	FDCAN_IR_TSW FDCAN_IR_TSW_Msk

#define	FDCAN_IR_MRAF_Pos (14U)

#define	FDCAN_IR_MRAF_Msk (0x1UL << FDCAN_IR_MRAF_Pos)

#define	FDCAN_IR_MRAF FDCAN_IR_MRAF_Msk

#define	FDCAN_IR_TOO_Pos (15U)

#define	FDCAN_IR_TOO_Msk (0x1UL << FDCAN_IR_TOO_Pos)

#define	FDCAN_IR_TOO FDCAN_IR_TOO_Msk

#define	FDCAN_IR_ELO_Pos (16U)

#define	FDCAN_IR_ELO_Msk (0x1UL << FDCAN_IR_ELO_Pos)

#define	FDCAN_IR_ELO FDCAN_IR_ELO_Msk

#define	FDCAN_IR_EP_Pos (17U)

#define	FDCAN_IR_EP_Msk (0x1UL << FDCAN_IR_EP_Pos)

#define	FDCAN_IR_EP FDCAN_IR_EP_Msk

#define	FDCAN_IR_EW_Pos (18U)

#define	FDCAN_IR_EW_Msk (0x1UL << FDCAN_IR_EW_Pos)

#define	FDCAN_IR_EW FDCAN_IR_EW_Msk

#define	FDCAN_IR_BO_Pos (19U)

#define	FDCAN_IR_BO_Msk (0x1UL << FDCAN_IR_BO_Pos)

#define	FDCAN_IR_BO FDCAN_IR_BO_Msk

#define	FDCAN_IR_WDI_Pos (20U)

#define	FDCAN_IR_WDI_Msk (0x1UL << FDCAN_IR_WDI_Pos)

#define	FDCAN_IR_WDI FDCAN_IR_WDI_Msk

#define	FDCAN_IR_PEA_Pos (21U)

#define	FDCAN_IR_PEA_Msk (0x1UL << FDCAN_IR_PEA_Pos)

#define	FDCAN_IR_PEA FDCAN_IR_PEA_Msk

#define	FDCAN_IR_PED_Pos (22U)

#define	FDCAN_IR_PED_Msk (0x1UL << FDCAN_IR_PED_Pos)

#define	FDCAN_IR_PED FDCAN_IR_PED_Msk

#define	FDCAN_IR_ARA_Pos (23U)

#define	FDCAN_IR_ARA_Msk (0x1UL << FDCAN_IR_ARA_Pos)

#define	FDCAN_IR_ARA FDCAN_IR_ARA_Msk

#define	FDCAN_IE_RF0NE_Pos (0U)

#define	FDCAN_IE_RF0NE_Msk (0x1UL << FDCAN_IE_RF0NE_Pos)

#define	FDCAN_IE_RF0NE FDCAN_IE_RF0NE_Msk

#define	FDCAN_IE_RF0FE_Pos (1U)

#define	FDCAN_IE_RF0FE_Msk (0x1UL << FDCAN_IE_RF0FE_Pos)

#define	FDCAN_IE_RF0FE FDCAN_IE_RF0FE_Msk

#define	FDCAN_IE_RF0LE_Pos (2U)

#define	FDCAN_IE_RF0LE_Msk (0x1UL << FDCAN_IE_RF0LE_Pos)

#define	FDCAN_IE_RF0LE FDCAN_IE_RF0LE_Msk

#define	FDCAN_IE_RF1NE_Pos (3U)

#define	FDCAN_IE_RF1NE_Msk (0x1UL << FDCAN_IE_RF1NE_Pos)

#define	FDCAN_IE_RF1NE FDCAN_IE_RF1NE_Msk

#define	FDCAN_IE_RF1FE_Pos (4U)

#define	FDCAN_IE_RF1FE_Msk (0x1UL << FDCAN_IE_RF1FE_Pos)

#define	FDCAN_IE_RF1FE FDCAN_IE_RF1FE_Msk

#define	FDCAN_IE_RF1LE_Pos (5U)

#define	FDCAN_IE_RF1LE_Msk (0x1UL << FDCAN_IE_RF1LE_Pos)

#define	FDCAN_IE_RF1LE FDCAN_IE_RF1LE_Msk

#define	FDCAN_IE_HPME_Pos (6U)

#define	FDCAN_IE_HPME_Msk (0x1UL << FDCAN_IE_HPME_Pos)

#define	FDCAN_IE_HPME FDCAN_IE_HPME_Msk

#define	FDCAN_IE_TCE_Pos (7U)

#define	FDCAN_IE_TCE_Msk (0x1UL << FDCAN_IE_TCE_Pos)

#define	FDCAN_IE_TCE FDCAN_IE_TCE_Msk

#define	FDCAN_IE_TCFE_Pos (8U)

#define	FDCAN_IE_TCFE_Msk (0x1UL << FDCAN_IE_TCFE_Pos)

#define	FDCAN_IE_TCFE FDCAN_IE_TCFE_Msk

#define	FDCAN_IE_TFEE_Pos (9U)

#define	FDCAN_IE_TFEE_Msk (0x1UL << FDCAN_IE_TFEE_Pos)

#define	FDCAN_IE_TFEE FDCAN_IE_TFEE_Msk

#define	FDCAN_IE_TEFNE_Pos (10U)

#define	FDCAN_IE_TEFNE_Msk (0x1UL << FDCAN_IE_TEFNE_Pos)

#define	FDCAN_IE_TEFNE FDCAN_IE_TEFNE_Msk

#define	FDCAN_IE_TEFFE_Pos (11U)

#define	FDCAN_IE_TEFFE_Msk (0x1UL << FDCAN_IE_TEFFE_Pos)

#define	FDCAN_IE_TEFFE FDCAN_IE_TEFFE_Msk

#define	FDCAN_IE_TEFLE_Pos (12U)

#define	FDCAN_IE_TEFLE_Msk (0x1UL << FDCAN_IE_TEFLE_Pos)

#define	FDCAN_IE_TEFLE FDCAN_IE_TEFLE_Msk

#define	FDCAN_IE_TSWE_Pos (13U)

#define	FDCAN_IE_TSWE_Msk (0x1UL << FDCAN_IE_TSWE_Pos)

#define	FDCAN_IE_TSWE FDCAN_IE_TSWE_Msk

#define	FDCAN_IE_MRAFE_Pos (14U)

#define	FDCAN_IE_MRAFE_Msk (0x1UL << FDCAN_IE_MRAFE_Pos)

#define	FDCAN_IE_MRAFE FDCAN_IE_MRAFE_Msk

#define	FDCAN_IE_TOOE_Pos (15U)

#define	FDCAN_IE_TOOE_Msk (0x1UL << FDCAN_IE_TOOE_Pos)

#define	FDCAN_IE_TOOE FDCAN_IE_TOOE_Msk

#define	FDCAN_IE_ELOE_Pos (16U)

#define	FDCAN_IE_ELOE_Msk (0x1UL << FDCAN_IE_ELOE_Pos)

#define	FDCAN_IE_ELOE FDCAN_IE_ELOE_Msk

#define	FDCAN_IE_EPE_Pos (17U)

#define	FDCAN_IE_EPE_Msk (0x1UL << FDCAN_IE_EPE_Pos)

#define	FDCAN_IE_EPE FDCAN_IE_EPE_Msk

#define	FDCAN_IE_EWE_Pos (18U)

#define	FDCAN_IE_EWE_Msk (0x1UL << FDCAN_IE_EWE_Pos)

#define	FDCAN_IE_EWE FDCAN_IE_EWE_Msk

#define	FDCAN_IE_BOE_Pos (19U)

#define	FDCAN_IE_BOE_Msk (0x1UL << FDCAN_IE_BOE_Pos)

#define	FDCAN_IE_BOE FDCAN_IE_BOE_Msk

#define	FDCAN_IE_WDIE_Pos (20U)

#define	FDCAN_IE_WDIE_Msk (0x1UL << FDCAN_IE_WDIE_Pos)

#define	FDCAN_IE_WDIE FDCAN_IE_WDIE_Msk

#define	FDCAN_IE_PEAE_Pos (21U)

#define	FDCAN_IE_PEAE_Msk (0x1UL << FDCAN_IE_PEAE_Pos)

#define	FDCAN_IE_PEAE FDCAN_IE_PEAE_Msk

#define	FDCAN_IE_PEDE_Pos (22U)

#define	FDCAN_IE_PEDE_Msk (0x1UL << FDCAN_IE_PEDE_Pos)

#define	FDCAN_IE_PEDE FDCAN_IE_PEDE_Msk

#define	FDCAN_IE_ARAE_Pos (23U)

#define	FDCAN_IE_ARAE_Msk (0x1UL << FDCAN_IE_ARAE_Pos)

#define	FDCAN_IE_ARAE FDCAN_IE_ARAE_Msk

#define	FDCAN_ILS_RXFIFO0_Pos (0U)

#define	FDCAN_ILS_RXFIFO0_Msk (0x1UL << FDCAN_ILS_RXFIFO0_Pos)

#define	FDCAN_ILS_RXFIFO0 FDCAN_ILS_RXFIFO0_Msk

#define	FDCAN_ILS_RXFIFO1_Pos (1U)

#define	FDCAN_ILS_RXFIFO1_Msk (0x1UL << FDCAN_ILS_RXFIFO1_Pos)

#define	FDCAN_ILS_RXFIFO1 FDCAN_ILS_RXFIFO1_Msk

#define	FDCAN_ILS_SMSG_Pos (2U)

#define	FDCAN_ILS_SMSG_Msk (0x1UL << FDCAN_ILS_SMSG_Pos)

#define	FDCAN_ILS_SMSG FDCAN_ILS_SMSG_Msk

#define	FDCAN_ILS_TFERR_Pos (3U)

#define	FDCAN_ILS_TFERR_Msk (0x1UL << FDCAN_ILS_TFERR_Pos)

#define	FDCAN_ILS_TFERR FDCAN_ILS_TFERR_Msk

#define	FDCAN_ILS_MISC_Pos (4U)

#define	FDCAN_ILS_MISC_Msk (0x1UL << FDCAN_ILS_MISC_Pos)

#define	FDCAN_ILS_MISC FDCAN_ILS_MISC_Msk

#define	FDCAN_ILS_BERR_Pos (5U)

#define	FDCAN_ILS_BERR_Msk (0x1UL << FDCAN_ILS_BERR_Pos)

#define	FDCAN_ILS_BERR FDCAN_ILS_BERR_Msk

#define	FDCAN_ILS_PERR_Pos (6U)

#define	FDCAN_ILS_PERR_Msk (0x1UL << FDCAN_ILS_PERR_Pos)

#define	FDCAN_ILS_PERR FDCAN_ILS_PERR_Msk

#define	FDCAN_ILE_EINT0_Pos (0U)

#define	FDCAN_ILE_EINT0_Msk (0x1UL << FDCAN_ILE_EINT0_Pos)

#define	FDCAN_ILE_EINT0 FDCAN_ILE_EINT0_Msk

#define	FDCAN_ILE_EINT1_Pos (1U)

#define	FDCAN_ILE_EINT1_Msk (0x1UL << FDCAN_ILE_EINT1_Pos)

#define	FDCAN_ILE_EINT1 FDCAN_ILE_EINT1_Msk

#define	FDCAN_RXGFC_RRFE_Pos (0U)

#define	FDCAN_RXGFC_RRFE_Msk (0x1UL << FDCAN_RXGFC_RRFE_Pos)

#define	FDCAN_RXGFC_RRFE FDCAN_RXGFC_RRFE_Msk

#define	FDCAN_RXGFC_RRFS_Pos (1U)

#define	FDCAN_RXGFC_RRFS_Msk (0x1UL << FDCAN_RXGFC_RRFS_Pos)

#define	FDCAN_RXGFC_RRFS FDCAN_RXGFC_RRFS_Msk

#define	FDCAN_RXGFC_ANFE_Pos (2U)

#define	FDCAN_RXGFC_ANFE_Msk (0x3UL << FDCAN_RXGFC_ANFE_Pos)

#define	FDCAN_RXGFC_ANFE FDCAN_RXGFC_ANFE_Msk

#define	FDCAN_RXGFC_ANFS_Pos (4U)

#define	FDCAN_RXGFC_ANFS_Msk (0x3UL << FDCAN_RXGFC_ANFS_Pos)

#define	FDCAN_RXGFC_ANFS FDCAN_RXGFC_ANFS_Msk

#define	FDCAN_RXGFC_F1OM_Pos (8U)

#define	FDCAN_RXGFC_F1OM_Msk (0x1UL << FDCAN_RXGFC_F1OM_Pos)

#define	FDCAN_RXGFC_F1OM FDCAN_RXGFC_F1OM_Msk

#define	FDCAN_RXGFC_F0OM_Pos (9U)

#define	FDCAN_RXGFC_F0OM_Msk (0x1UL << FDCAN_RXGFC_F0OM_Pos)

#define	FDCAN_RXGFC_F0OM FDCAN_RXGFC_F0OM_Msk

#define	FDCAN_RXGFC_LSS_Pos (16U)

#define	FDCAN_RXGFC_LSS_Msk (0x1FUL << FDCAN_RXGFC_LSS_Pos)

#define	FDCAN_RXGFC_LSS FDCAN_RXGFC_LSS_Msk

#define	FDCAN_RXGFC_LSE_Pos (24U)

#define	FDCAN_RXGFC_LSE_Msk (0xFUL << FDCAN_RXGFC_LSE_Pos)

#define	FDCAN_RXGFC_LSE FDCAN_RXGFC_LSE_Msk

#define	FDCAN_XIDAM_EIDM_Pos (0U)

#define	FDCAN_XIDAM_EIDM_Msk (0x1FFFFFFFUL << FDCAN_XIDAM_EIDM_Pos)

#define	FDCAN_XIDAM_EIDM FDCAN_XIDAM_EIDM_Msk

#define	FDCAN_HPMS_BIDX_Pos (0U)

#define	FDCAN_HPMS_BIDX_Msk (0x7UL << FDCAN_HPMS_BIDX_Pos)

#define	FDCAN_HPMS_BIDX FDCAN_HPMS_BIDX_Msk

#define	FDCAN_HPMS_MSI_Pos (6U)

#define	FDCAN_HPMS_MSI_Msk (0x3UL << FDCAN_HPMS_MSI_Pos)

#define	FDCAN_HPMS_MSI FDCAN_HPMS_MSI_Msk

#define	FDCAN_HPMS_FIDX_Pos (8U)

#define	FDCAN_HPMS_FIDX_Msk (0x1FUL << FDCAN_HPMS_FIDX_Pos)

#define	FDCAN_HPMS_FIDX FDCAN_HPMS_FIDX_Msk

#define	FDCAN_HPMS_FLST_Pos (15U)

#define	FDCAN_HPMS_FLST_Msk (0x1UL << FDCAN_HPMS_FLST_Pos)

#define	FDCAN_HPMS_FLST FDCAN_HPMS_FLST_Msk

#define	FDCAN_RXF0S_F0FL_Pos (0U)

#define	FDCAN_RXF0S_F0FL_Msk (0xFUL << FDCAN_RXF0S_F0FL_Pos)

#define	FDCAN_RXF0S_F0FL FDCAN_RXF0S_F0FL_Msk

#define	FDCAN_RXF0S_F0GI_Pos (8U)

#define	FDCAN_RXF0S_F0GI_Msk (0x3UL << FDCAN_RXF0S_F0GI_Pos)

#define	FDCAN_RXF0S_F0GI FDCAN_RXF0S_F0GI_Msk

#define	FDCAN_RXF0S_F0PI_Pos (16U)

#define	FDCAN_RXF0S_F0PI_Msk (0x3UL << FDCAN_RXF0S_F0PI_Pos)

#define	FDCAN_RXF0S_F0PI FDCAN_RXF0S_F0PI_Msk

#define	FDCAN_RXF0S_F0F_Pos (24U)

#define	FDCAN_RXF0S_F0F_Msk (0x1UL << FDCAN_RXF0S_F0F_Pos)

#define	FDCAN_RXF0S_F0F FDCAN_RXF0S_F0F_Msk

#define	FDCAN_RXF0S_RF0L_Pos (25U)

#define	FDCAN_RXF0S_RF0L_Msk (0x1UL << FDCAN_RXF0S_RF0L_Pos)

#define	FDCAN_RXF0S_RF0L FDCAN_RXF0S_RF0L_Msk

#define	FDCAN_RXF0A_F0AI_Pos (0U)

#define	FDCAN_RXF0A_F0AI_Msk (0x7UL << FDCAN_RXF0A_F0AI_Pos)

#define	FDCAN_RXF0A_F0AI FDCAN_RXF0A_F0AI_Msk

#define	FDCAN_RXF1S_F1FL_Pos (0U)

#define	FDCAN_RXF1S_F1FL_Msk (0xFUL << FDCAN_RXF1S_F1FL_Pos)

#define	FDCAN_RXF1S_F1FL FDCAN_RXF1S_F1FL_Msk

#define	FDCAN_RXF1S_F1GI_Pos (8U)

#define	FDCAN_RXF1S_F1GI_Msk (0x3UL << FDCAN_RXF1S_F1GI_Pos)

#define	FDCAN_RXF1S_F1GI FDCAN_RXF1S_F1GI_Msk

#define	FDCAN_RXF1S_F1PI_Pos (16U)

#define	FDCAN_RXF1S_F1PI_Msk (0x3UL << FDCAN_RXF1S_F1PI_Pos)

#define	FDCAN_RXF1S_F1PI FDCAN_RXF1S_F1PI_Msk

#define	FDCAN_RXF1S_F1F_Pos (24U)

#define	FDCAN_RXF1S_F1F_Msk (0x1UL << FDCAN_RXF1S_F1F_Pos)

#define	FDCAN_RXF1S_F1F FDCAN_RXF1S_F1F_Msk

#define	FDCAN_RXF1S_RF1L_Pos (25U)

#define	FDCAN_RXF1S_RF1L_Msk (0x1UL << FDCAN_RXF1S_RF1L_Pos)

#define	FDCAN_RXF1S_RF1L FDCAN_RXF1S_RF1L_Msk

#define	FDCAN_RXF1A_F1AI_Pos (0U)

#define	FDCAN_RXF1A_F1AI_Msk (0x7UL << FDCAN_RXF1A_F1AI_Pos)

#define	FDCAN_RXF1A_F1AI FDCAN_RXF1A_F1AI_Msk

#define	FDCAN_TXBC_TFQM_Pos (24U)

#define	FDCAN_TXBC_TFQM_Msk (0x1UL << FDCAN_TXBC_TFQM_Pos)

#define	FDCAN_TXBC_TFQM FDCAN_TXBC_TFQM_Msk

#define	FDCAN_TXFQS_TFFL_Pos (0U)

#define	FDCAN_TXFQS_TFFL_Msk (0x7UL << FDCAN_TXFQS_TFFL_Pos)

#define	FDCAN_TXFQS_TFFL FDCAN_TXFQS_TFFL_Msk

#define	FDCAN_TXFQS_TFGI_Pos (8U)

#define	FDCAN_TXFQS_TFGI_Msk (0x3UL << FDCAN_TXFQS_TFGI_Pos)

#define	FDCAN_TXFQS_TFGI FDCAN_TXFQS_TFGI_Msk

#define	FDCAN_TXFQS_TFQPI_Pos (16U)

#define	FDCAN_TXFQS_TFQPI_Msk (0x3UL << FDCAN_TXFQS_TFQPI_Pos)

#define	FDCAN_TXFQS_TFQPI FDCAN_TXFQS_TFQPI_Msk

#define	FDCAN_TXFQS_TFQF_Pos (21U)

#define	FDCAN_TXFQS_TFQF_Msk (0x1UL << FDCAN_TXFQS_TFQF_Pos)

#define	FDCAN_TXFQS_TFQF FDCAN_TXFQS_TFQF_Msk

#define	FDCAN_TXBRP_TRP_Pos (0U)

#define	FDCAN_TXBRP_TRP_Msk (0x7UL << FDCAN_TXBRP_TRP_Pos)

#define	FDCAN_TXBRP_TRP FDCAN_TXBRP_TRP_Msk

#define	FDCAN_TXBAR_AR_Pos (0U)

#define	FDCAN_TXBAR_AR_Msk (0x7UL << FDCAN_TXBAR_AR_Pos)

#define	FDCAN_TXBAR_AR FDCAN_TXBAR_AR_Msk

#define	FDCAN_TXBCR_CR_Pos (0U)

#define	FDCAN_TXBCR_CR_Msk (0x7UL << FDCAN_TXBCR_CR_Pos)

#define	FDCAN_TXBCR_CR FDCAN_TXBCR_CR_Msk

#define	FDCAN_TXBTO_TO_Pos (0U)

#define	FDCAN_TXBTO_TO_Msk (0x7UL << FDCAN_TXBTO_TO_Pos)

#define	FDCAN_TXBTO_TO FDCAN_TXBTO_TO_Msk

#define	FDCAN_TXBCF_CF_Pos (0U)

#define	FDCAN_TXBCF_CF_Msk (0x7UL << FDCAN_TXBCF_CF_Pos)

#define	FDCAN_TXBCF_CF FDCAN_TXBCF_CF_Msk

#define	FDCAN_TXBTIE_TIE_Pos (0U)

#define	FDCAN_TXBTIE_TIE_Msk (0x7UL << FDCAN_TXBTIE_TIE_Pos)

#define	FDCAN_TXBTIE_TIE FDCAN_TXBTIE_TIE_Msk

#define	FDCAN_TXBCIE_CFIE_Pos (0U)

#define	FDCAN_TXBCIE_CFIE_Msk (0x7UL << FDCAN_TXBCIE_CFIE_Pos)

#define	FDCAN_TXBCIE_CFIE FDCAN_TXBCIE_CFIE_Msk

#define	FDCAN_TXEFS_EFFL_Pos (0U)

#define	FDCAN_TXEFS_EFFL_Msk (0x7UL << FDCAN_TXEFS_EFFL_Pos)

#define	FDCAN_TXEFS_EFFL FDCAN_TXEFS_EFFL_Msk

#define	FDCAN_TXEFS_EFGI_Pos (8U)

#define	FDCAN_TXEFS_EFGI_Msk (0x3UL << FDCAN_TXEFS_EFGI_Pos)

#define	FDCAN_TXEFS_EFGI FDCAN_TXEFS_EFGI_Msk

#define	FDCAN_TXEFS_EFPI_Pos (16U)

#define	FDCAN_TXEFS_EFPI_Msk (0x3UL << FDCAN_TXEFS_EFPI_Pos)

#define	FDCAN_TXEFS_EFPI FDCAN_TXEFS_EFPI_Msk

#define	FDCAN_TXEFS_EFF_Pos (24U)

#define	FDCAN_TXEFS_EFF_Msk (0x1UL << FDCAN_TXEFS_EFF_Pos)

#define	FDCAN_TXEFS_EFF FDCAN_TXEFS_EFF_Msk

#define	FDCAN_TXEFS_TEFL_Pos (25U)

#define	FDCAN_TXEFS_TEFL_Msk (0x1UL << FDCAN_TXEFS_TEFL_Pos)

#define	FDCAN_TXEFS_TEFL FDCAN_TXEFS_TEFL_Msk

#define	FDCAN_TXEFA_EFAI_Pos (0U)

#define	FDCAN_TXEFA_EFAI_Msk (0x3UL << FDCAN_TXEFA_EFAI_Pos)

#define	FDCAN_TXEFA_EFAI FDCAN_TXEFA_EFAI_Msk

#define	FDCAN_CKDIV_PDIV_Pos (0U)

#define	FDCAN_CKDIV_PDIV_Msk (0xFUL << FDCAN_CKDIV_PDIV_Pos)

#define	FDCAN_CKDIV_PDIV FDCAN_CKDIV_PDIV_Msk

#define	FLASH_ACR_LATENCY_Pos (0U)

#define	FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos)

#define	FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk

#define	FLASH_ACR_LATENCY_0WS (0x00000000U)

#define	FLASH_ACR_LATENCY_1WS (0x00000001U)

#define	FLASH_ACR_LATENCY_2WS (0x00000002U)

#define	FLASH_ACR_LATENCY_3WS (0x00000003U)

#define	FLASH_ACR_LATENCY_4WS (0x00000004U)

#define	FLASH_ACR_LATENCY_5WS (0x00000005U)

#define	FLASH_ACR_LATENCY_6WS (0x00000006U)

#define	FLASH_ACR_LATENCY_7WS (0x00000007U)

#define	FLASH_ACR_LATENCY_8WS (0x00000008U)

#define	FLASH_ACR_LATENCY_9WS (0x00000009U)

#define	FLASH_ACR_LATENCY_10WS (0x0000000AU)

#define	FLASH_ACR_LATENCY_11WS (0x0000000BU)

#define	FLASH_ACR_LATENCY_12WS (0x0000000CU)

#define	FLASH_ACR_LATENCY_13WS (0x0000000DU)

#define	FLASH_ACR_LATENCY_14WS (0x0000000EU)

#define	FLASH_ACR_LATENCY_15WS (0x0000000FU)

#define	FLASH_ACR_PRFTEN_Pos (8U)

#define	FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos)

#define	FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk

#define	FLASH_ACR_ICEN_Pos (9U)

#define	FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos)

#define	FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk

#define	FLASH_ACR_DCEN_Pos (10U)

#define	FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos)

#define	FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk

#define	FLASH_ACR_ICRST_Pos (11U)

#define	FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos)

#define	FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk

#define	FLASH_ACR_DCRST_Pos (12U)

#define	FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos)

#define	FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk

#define	FLASH_ACR_RUN_PD_Pos (13U)

#define	FLASH_ACR_RUN_PD_Msk (0x1UL << FLASH_ACR_RUN_PD_Pos)

#define	FLASH_ACR_RUN_PD FLASH_ACR_RUN_PD_Msk

#define	FLASH_ACR_SLEEP_PD_Pos (14U)

#define	FLASH_ACR_SLEEP_PD_Msk (0x1UL << FLASH_ACR_SLEEP_PD_Pos)

#define	FLASH_ACR_SLEEP_PD FLASH_ACR_SLEEP_PD_Msk

#define	FLASH_ACR_DBG_SWEN_Pos (18U)

#define	FLASH_ACR_DBG_SWEN_Msk (0x1UL << FLASH_ACR_DBG_SWEN_Pos)

#define	FLASH_ACR_DBG_SWEN FLASH_ACR_DBG_SWEN_Msk

#define	FLASH_SR_EOP_Pos (0U)

#define	FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos)

#define	FLASH_SR_EOP FLASH_SR_EOP_Msk

#define	FLASH_SR_OPERR_Pos (1U)

#define	FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos)

#define	FLASH_SR_OPERR FLASH_SR_OPERR_Msk

#define	FLASH_SR_PROGERR_Pos (3U)

#define	FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos)

#define	FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk

#define	FLASH_SR_WRPERR_Pos (4U)

#define	FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos)

#define	FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk

#define	FLASH_SR_PGAERR_Pos (5U)

#define	FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos)

#define	FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk

#define	FLASH_SR_SIZERR_Pos (6U)

#define	FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos)

#define	FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk

#define	FLASH_SR_PGSERR_Pos (7U)

#define	FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos)

#define	FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk

#define	FLASH_SR_MISERR_Pos (8U)

#define	FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos)

#define	FLASH_SR_MISERR FLASH_SR_MISERR_Msk

#define	FLASH_SR_FASTERR_Pos (9U)

#define	FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos)

#define	FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk

#define	FLASH_SR_RDERR_Pos (14U)

#define	FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos)

#define	FLASH_SR_RDERR FLASH_SR_RDERR_Msk

#define	FLASH_SR_OPTVERR_Pos (15U)

#define	FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos)

#define	FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk

#define	FLASH_SR_BSY_Pos (16U)

#define	FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos)

#define	FLASH_SR_BSY FLASH_SR_BSY_Msk

#define	FLASH_CR_PG_Pos (0U)

#define	FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos)

#define	FLASH_CR_PG FLASH_CR_PG_Msk

#define	FLASH_CR_PER_Pos (1U)

#define	FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos)

#define	FLASH_CR_PER FLASH_CR_PER_Msk

#define	FLASH_CR_MER1_Pos (2U)

#define	FLASH_CR_MER1_Msk (0x1UL << FLASH_CR_MER1_Pos)

#define	FLASH_CR_MER1 FLASH_CR_MER1_Msk

#define	FLASH_CR_PNB_Pos (3U)

#define	FLASH_CR_PNB_Msk (0x7FUL << FLASH_CR_PNB_Pos)

#define	FLASH_CR_PNB FLASH_CR_PNB_Msk

#define	FLASH_CR_BKER_Pos (11U)

#define	FLASH_CR_BKER_Msk (0x1UL << FLASH_CR_BKER_Pos)

#define	FLASH_CR_BKER FLASH_CR_BKER_Msk

#define	FLASH_CR_MER2_Pos (15U)

#define	FLASH_CR_MER2_Msk (0x1UL << FLASH_CR_MER2_Pos)

#define	FLASH_CR_MER2 FLASH_CR_MER2_Msk

#define	FLASH_CR_STRT_Pos (16U)

#define	FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos)

#define	FLASH_CR_STRT FLASH_CR_STRT_Msk

#define	FLASH_CR_OPTSTRT_Pos (17U)

#define	FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos)

#define	FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk

#define	FLASH_CR_FSTPG_Pos (18U)

#define	FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos)

#define	FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk

#define	FLASH_CR_EOPIE_Pos (24U)

#define	FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos)

#define	FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk

#define	FLASH_CR_ERRIE_Pos (25U)

#define	FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos)

#define	FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk

#define	FLASH_CR_RDERRIE_Pos (26U)

#define	FLASH_CR_RDERRIE_Msk (0x1UL << FLASH_CR_RDERRIE_Pos)

#define	FLASH_CR_RDERRIE FLASH_CR_RDERRIE_Msk

#define	FLASH_CR_OBL_LAUNCH_Pos (27U)

#define	FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos)

#define	FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk

#define	FLASH_CR_SEC_PROT1_Pos (28U)

#define	FLASH_CR_SEC_PROT1_Msk (0x1UL << FLASH_CR_SEC_PROT1_Pos)

#define	FLASH_CR_SEC_PROT1 FLASH_CR_SEC_PROT1_Msk

#define	FLASH_CR_SEC_PROT2_Pos (29U)

#define	FLASH_CR_SEC_PROT2_Msk (0x1UL << FLASH_CR_SEC_PROT2_Pos)

#define	FLASH_CR_SEC_PROT2 FLASH_CR_SEC_PROT2_Msk

#define	FLASH_CR_OPTLOCK_Pos (30U)

#define	FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos)

#define	FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk

#define	FLASH_CR_LOCK_Pos (31U)

#define	FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos)

#define	FLASH_CR_LOCK FLASH_CR_LOCK_Msk

#define	FLASH_ECCR_ADDR_ECC_Pos (0U)

#define	FLASH_ECCR_ADDR_ECC_Msk (0x7FFFFUL << FLASH_ECCR_ADDR_ECC_Pos)

#define	FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk

#define	FLASH_ECCR_BK_ECC_Pos (21U)

#define	FLASH_ECCR_BK_ECC_Msk (0x1UL << FLASH_ECCR_BK_ECC_Pos)

#define	FLASH_ECCR_BK_ECC FLASH_ECCR_BK_ECC_Msk

#define	FLASH_ECCR_SYSF_ECC_Pos (22U)

#define	FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos)

#define	FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk

#define	FLASH_ECCR_ECCIE_Pos (24U)

#define	FLASH_ECCR_ECCIE_Msk (0x1UL << FLASH_ECCR_ECCIE_Pos)

#define	FLASH_ECCR_ECCIE FLASH_ECCR_ECCIE_Msk

#define	FLASH_ECCR_ECCC2_Pos (28U)

#define	FLASH_ECCR_ECCC2_Msk (0x1UL << FLASH_ECCR_ECCC2_Pos)

#define	FLASH_ECCR_ECCC2 FLASH_ECCR_ECCC2_Msk

#define	FLASH_ECCR_ECCD2_Pos (29U)

#define	FLASH_ECCR_ECCD2_Msk (0x1UL << FLASH_ECCR_ECCD2_Pos)

#define	FLASH_ECCR_ECCD2 FLASH_ECCR_ECCD2_Msk

#define	FLASH_ECCR_ECCC_Pos (30U)

#define	FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos)

#define	FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk

#define	FLASH_ECCR_ECCD_Pos (31U)

#define	FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos)

#define	FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk

#define	FLASH_OPTR_RDP_Pos (0U)

#define	FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos)

#define	FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk

#define	FLASH_OPTR_BOR_LEV_Pos (8U)

#define	FLASH_OPTR_BOR_LEV_Msk (0x7UL << FLASH_OPTR_BOR_LEV_Pos)

#define	FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk

#define	FLASH_OPTR_BOR_LEV_0 (0x0UL << FLASH_OPTR_BOR_LEV_Pos)

#define	FLASH_OPTR_BOR_LEV_1 (0x1UL << FLASH_OPTR_BOR_LEV_Pos)

#define	FLASH_OPTR_BOR_LEV_2 (0x2UL << FLASH_OPTR_BOR_LEV_Pos)

#define	FLASH_OPTR_BOR_LEV_3 (0x3UL << FLASH_OPTR_BOR_LEV_Pos)

#define	FLASH_OPTR_BOR_LEV_4 (0x4UL << FLASH_OPTR_BOR_LEV_Pos)

#define	FLASH_OPTR_nRST_STOP_Pos (12U)

#define	FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos)

#define	FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk

#define	FLASH_OPTR_nRST_STDBY_Pos (13U)

#define	FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos)

#define	FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk

#define	FLASH_OPTR_nRST_SHDW_Pos (14U)

#define	FLASH_OPTR_nRST_SHDW_Msk (0x1UL << FLASH_OPTR_nRST_SHDW_Pos)

#define	FLASH_OPTR_nRST_SHDW FLASH_OPTR_nRST_SHDW_Msk

#define	FLASH_OPTR_IWDG_SW_Pos (16U)

#define	FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos)

#define	FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk

#define	FLASH_OPTR_IWDG_STOP_Pos (17U)

#define	FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos)

#define	FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk

#define	FLASH_OPTR_IWDG_STDBY_Pos (18U)

#define	FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos)

#define	FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk

#define	FLASH_OPTR_WWDG_SW_Pos (19U)

#define	FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos)

#define	FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk

#define	FLASH_OPTR_BFB2_Pos (20U)

#define	FLASH_OPTR_BFB2_Msk (0x1UL << FLASH_OPTR_BFB2_Pos)

#define	FLASH_OPTR_BFB2 FLASH_OPTR_BFB2_Msk

#define	FLASH_OPTR_DBANK_Pos (22U)

#define	FLASH_OPTR_DBANK_Msk (0x1UL << FLASH_OPTR_DBANK_Pos)

#define	FLASH_OPTR_DBANK FLASH_OPTR_DBANK_Msk

#define	FLASH_OPTR_nBOOT1_Pos (23U)

#define	FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos)

#define	FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk

#define	FLASH_OPTR_SRAM_PE_Pos (24U)

#define	FLASH_OPTR_SRAM_PE_Msk (0x1UL << FLASH_OPTR_SRAM_PE_Pos)

#define	FLASH_OPTR_SRAM_PE FLASH_OPTR_SRAM_PE_Msk

#define	FLASH_OPTR_CCMSRAM_RST_Pos (25U)

#define	FLASH_OPTR_CCMSRAM_RST_Msk (0x1UL << FLASH_OPTR_CCMSRAM_RST_Pos)

#define	FLASH_OPTR_CCMSRAM_RST FLASH_OPTR_CCMSRAM_RST_Msk

#define	FLASH_OPTR_nSWBOOT0_Pos (26U)

#define	FLASH_OPTR_nSWBOOT0_Msk (0x1UL << FLASH_OPTR_nSWBOOT0_Pos)

#define	FLASH_OPTR_nSWBOOT0 FLASH_OPTR_nSWBOOT0_Msk

#define	FLASH_OPTR_nBOOT0_Pos (27U)

#define	FLASH_OPTR_nBOOT0_Msk (0x1UL << FLASH_OPTR_nBOOT0_Pos)

#define	FLASH_OPTR_nBOOT0 FLASH_OPTR_nBOOT0_Msk

#define	FLASH_OPTR_NRST_MODE_Pos (28U)

#define	FLASH_OPTR_NRST_MODE_Msk (0x3UL << FLASH_OPTR_NRST_MODE_Pos)

#define	FLASH_OPTR_NRST_MODE FLASH_OPTR_NRST_MODE_Msk

#define	FLASH_OPTR_NRST_MODE_0 (0x1UL << FLASH_OPTR_NRST_MODE_Pos)

#define	FLASH_OPTR_NRST_MODE_1 (0x2UL << FLASH_OPTR_NRST_MODE_Pos)

#define	FLASH_OPTR_IRHEN_Pos (30U)

#define	FLASH_OPTR_IRHEN_Msk (0x1UL << FLASH_OPTR_IRHEN_Pos)

#define	FLASH_OPTR_IRHEN FLASH_OPTR_IRHEN_Msk

#define	FLASH_PCROP1SR_PCROP1_STRT_Pos (0U)

#define	FLASH_PCROP1SR_PCROP1_STRT_Msk (0x7FFFUL << FLASH_PCROP1SR_PCROP1_STRT_Pos)

#define	FLASH_PCROP1SR_PCROP1_STRT FLASH_PCROP1SR_PCROP1_STRT_Msk

#define	FLASH_PCROP1ER_PCROP1_END_Pos (0U)

#define	FLASH_PCROP1ER_PCROP1_END_Msk (0x7FFFUL << FLASH_PCROP1ER_PCROP1_END_Pos)

#define	FLASH_PCROP1ER_PCROP1_END FLASH_PCROP1ER_PCROP1_END_Msk

#define	FLASH_PCROP1ER_PCROP_RDP_Pos (31U)

#define	FLASH_PCROP1ER_PCROP_RDP_Msk (0x1UL << FLASH_PCROP1ER_PCROP_RDP_Pos)

#define	FLASH_PCROP1ER_PCROP_RDP FLASH_PCROP1ER_PCROP_RDP_Msk

#define	FLASH_WRP1AR_WRP1A_STRT_Pos (0U)

#define	FLASH_WRP1AR_WRP1A_STRT_Msk (0x7FUL << FLASH_WRP1AR_WRP1A_STRT_Pos)

#define	FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk

#define	FLASH_WRP1AR_WRP1A_END_Pos (16U)

#define	FLASH_WRP1AR_WRP1A_END_Msk (0x7FUL << FLASH_WRP1AR_WRP1A_END_Pos)

#define	FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk

#define	FLASH_WRP1BR_WRP1B_STRT_Pos (0U)

#define	FLASH_WRP1BR_WRP1B_STRT_Msk (0x7FUL << FLASH_WRP1BR_WRP1B_STRT_Pos)

#define	FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk

#define	FLASH_WRP1BR_WRP1B_END_Pos (16U)

#define	FLASH_WRP1BR_WRP1B_END_Msk (0x7FUL << FLASH_WRP1BR_WRP1B_END_Pos)

#define	FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk

#define	FLASH_PCROP2SR_PCROP2_STRT_Pos (0U)

#define	FLASH_PCROP2SR_PCROP2_STRT_Msk (0x07FFFUL << FLASH_PCROP2SR_PCROP2_STRT_Pos)

#define	FLASH_PCROP2SR_PCROP2_STRT FLASH_PCROP2SR_PCROP2_STRT_Msk

#define	FLASH_PCROP2ER_PCROP2_END_Pos (0U)

#define	FLASH_PCROP2ER_PCROP2_END_Msk (0x07FFFUL << FLASH_PCROP2ER_PCROP2_END_Pos)

#define	FLASH_PCROP2ER_PCROP2_END FLASH_PCROP2ER_PCROP2_END_Msk

#define	FLASH_WRP2AR_WRP2A_STRT_Pos (0U)

#define	FLASH_WRP2AR_WRP2A_STRT_Msk (0x7FUL << FLASH_WRP2AR_WRP2A_STRT_Pos)

#define	FLASH_WRP2AR_WRP2A_STRT FLASH_WRP2AR_WRP2A_STRT_Msk

#define	FLASH_WRP2AR_WRP2A_END_Pos (16U)

#define	FLASH_WRP2AR_WRP2A_END_Msk (0x7FUL << FLASH_WRP2AR_WRP2A_END_Pos)

#define	FLASH_WRP2AR_WRP2A_END FLASH_WRP2AR_WRP2A_END_Msk

#define	FLASH_WRP2BR_WRP2B_STRT_Pos (0U)

#define	FLASH_WRP2BR_WRP2B_STRT_Msk (0x7FUL << FLASH_WRP2BR_WRP2B_STRT_Pos)

#define	FLASH_WRP2BR_WRP2B_STRT FLASH_WRP2BR_WRP2B_STRT_Msk

#define	FLASH_WRP2BR_WRP2B_END_Pos (16U)

#define	FLASH_WRP2BR_WRP2B_END_Msk (0x7FUL << FLASH_WRP2BR_WRP2B_END_Pos)

#define	FLASH_WRP2BR_WRP2B_END FLASH_WRP2BR_WRP2B_END_Msk

#define	FLASH_SEC1R_SEC_SIZE1_Pos (0U)

#define	FLASH_SEC1R_SEC_SIZE1_Msk (0xFFUL << FLASH_SEC1R_SEC_SIZE1_Pos)

#define	FLASH_SEC1R_SEC_SIZE1 FLASH_SEC1R_SEC_SIZE1_Msk

#define	FLASH_SEC1R_BOOT_LOCK_Pos (16U)

#define	FLASH_SEC1R_BOOT_LOCK_Msk (0x1UL << FLASH_SEC1R_BOOT_LOCK_Pos)

#define	FLASH_SEC1R_BOOT_LOCK FLASH_SEC1R_BOOT_LOCK_Msk

#define	FLASH_SEC2R_SEC_SIZE2_Pos (0U)

#define	FLASH_SEC2R_SEC_SIZE2_Msk (0xFFUL << FLASH_SEC2R_SEC_SIZE2_Pos)

#define	FLASH_SEC2R_SEC_SIZE2 FLASH_SEC2R_SEC_SIZE2_Msk

#define	FMAC_X1BUFCFG_X1_BASE_Pos (0U)

#define	FMAC_X1BUFCFG_X1_BASE_Msk (0xFFUL << FMAC_X1BUFCFG_X1_BASE_Pos)

#define	FMAC_X1BUFCFG_X1_BASE FMAC_X1BUFCFG_X1_BASE_Msk

#define	FMAC_X1BUFCFG_X1_BUF_SIZE_Pos (8U)

#define	FMAC_X1BUFCFG_X1_BUF_SIZE_Msk (0xFFUL << FMAC_X1BUFCFG_X1_BUF_SIZE_Pos)

#define	FMAC_X1BUFCFG_X1_BUF_SIZE FMAC_X1BUFCFG_X1_BUF_SIZE_Msk

#define	FMAC_X1BUFCFG_FULL_WM_Pos (24U)

#define	FMAC_X1BUFCFG_FULL_WM_Msk (0x3UL << FMAC_X1BUFCFG_FULL_WM_Pos)

#define	FMAC_X1BUFCFG_FULL_WM FMAC_X1BUFCFG_FULL_WM_Msk

#define	FMAC_X2BUFCFG_X2_BASE_Pos (0U)

#define	FMAC_X2BUFCFG_X2_BASE_Msk (0xFFUL << FMAC_X2BUFCFG_X2_BASE_Pos)

#define	FMAC_X2BUFCFG_X2_BASE FMAC_X2BUFCFG_X2_BASE_Msk

#define	FMAC_X2BUFCFG_X2_BUF_SIZE_Pos (8U)

#define	FMAC_X2BUFCFG_X2_BUF_SIZE_Msk (0xFFUL << FMAC_X2BUFCFG_X2_BUF_SIZE_Pos)

#define	FMAC_X2BUFCFG_X2_BUF_SIZE FMAC_X2BUFCFG_X2_BUF_SIZE_Msk

#define	FMAC_YBUFCFG_Y_BASE_Pos (0U)

#define	FMAC_YBUFCFG_Y_BASE_Msk (0xFFUL << FMAC_YBUFCFG_Y_BASE_Pos)

#define	FMAC_YBUFCFG_Y_BASE FMAC_YBUFCFG_Y_BASE_Msk

#define	FMAC_YBUFCFG_Y_BUF_SIZE_Pos (8U)

#define	FMAC_YBUFCFG_Y_BUF_SIZE_Msk (0xFFUL << FMAC_YBUFCFG_Y_BUF_SIZE_Pos)

#define	FMAC_YBUFCFG_Y_BUF_SIZE FMAC_YBUFCFG_Y_BUF_SIZE_Msk

#define	FMAC_YBUFCFG_EMPTY_WM_Pos (24U)

#define	FMAC_YBUFCFG_EMPTY_WM_Msk (0x3UL << FMAC_YBUFCFG_EMPTY_WM_Pos)

#define	FMAC_YBUFCFG_EMPTY_WM FMAC_YBUFCFG_EMPTY_WM_Msk

#define	FMAC_PARAM_P_Pos (0U)

#define	FMAC_PARAM_P_Msk (0xFFUL << FMAC_PARAM_P_Pos)

#define	FMAC_PARAM_P FMAC_PARAM_P_Msk

#define	FMAC_PARAM_Q_Pos (8U)

#define	FMAC_PARAM_Q_Msk (0xFFUL << FMAC_PARAM_Q_Pos)

#define	FMAC_PARAM_Q FMAC_PARAM_Q_Msk

#define	FMAC_PARAM_R_Pos (16U)

#define	FMAC_PARAM_R_Msk (0xFFUL << FMAC_PARAM_R_Pos)

#define	FMAC_PARAM_R FMAC_PARAM_R_Msk

#define	FMAC_PARAM_FUNC_Pos (24U)

#define	FMAC_PARAM_FUNC_Msk (0x7FUL << FMAC_PARAM_FUNC_Pos)

#define	FMAC_PARAM_FUNC FMAC_PARAM_FUNC_Msk

#define	FMAC_PARAM_FUNC_0 (0x1UL << FMAC_PARAM_FUNC_Pos)

#define	FMAC_PARAM_FUNC_1 (0x2UL << FMAC_PARAM_FUNC_Pos)

#define	FMAC_PARAM_FUNC_2 (0x4UL << FMAC_PARAM_FUNC_Pos)

#define	FMAC_PARAM_FUNC_3 (0x8UL << FMAC_PARAM_FUNC_Pos)

#define	FMAC_PARAM_FUNC_4 (0x10UL << FMAC_PARAM_FUNC_Pos)

#define	FMAC_PARAM_FUNC_5 (0x20UL << FMAC_PARAM_FUNC_Pos)

#define	FMAC_PARAM_FUNC_6 (0x40UL << FMAC_PARAM_FUNC_Pos)

#define	FMAC_PARAM_START_Pos (31U)

#define	FMAC_PARAM_START_Msk (0x1UL << FMAC_PARAM_START_Pos)

#define	FMAC_PARAM_START FMAC_PARAM_START_Msk

#define	FMAC_CR_RIEN_Pos (0U)

#define	FMAC_CR_RIEN_Msk (0x1UL << FMAC_CR_RIEN_Pos)

#define	FMAC_CR_RIEN FMAC_CR_RIEN_Msk

#define	FMAC_CR_WIEN_Pos (1U)

#define	FMAC_CR_WIEN_Msk (0x1UL << FMAC_CR_WIEN_Pos)

#define	FMAC_CR_WIEN FMAC_CR_WIEN_Msk

#define	FMAC_CR_OVFLIEN_Pos (2U)

#define	FMAC_CR_OVFLIEN_Msk (0x1UL << FMAC_CR_OVFLIEN_Pos)

#define	FMAC_CR_OVFLIEN FMAC_CR_OVFLIEN_Msk

#define	FMAC_CR_UNFLIEN_Pos (3U)

#define	FMAC_CR_UNFLIEN_Msk (0x1UL << FMAC_CR_UNFLIEN_Pos)

#define	FMAC_CR_UNFLIEN FMAC_CR_UNFLIEN_Msk

#define	FMAC_CR_SATIEN_Pos (4U)

#define	FMAC_CR_SATIEN_Msk (0x1UL << FMAC_CR_SATIEN_Pos)

#define	FMAC_CR_SATIEN FMAC_CR_SATIEN_Msk

#define	FMAC_CR_DMAREN_Pos (8U)

#define	FMAC_CR_DMAREN_Msk (0x1UL << FMAC_CR_DMAREN_Pos)

#define	FMAC_CR_DMAREN FMAC_CR_DMAREN_Msk

#define	FMAC_CR_DMAWEN_Pos (9U)

#define	FMAC_CR_DMAWEN_Msk (0x1UL << FMAC_CR_DMAWEN_Pos)

#define	FMAC_CR_DMAWEN FMAC_CR_DMAWEN_Msk

#define	FMAC_CR_CLIPEN_Pos (15U)

#define	FMAC_CR_CLIPEN_Msk (0x1UL << FMAC_CR_CLIPEN_Pos)

#define	FMAC_CR_CLIPEN FMAC_CR_CLIPEN_Msk

#define	FMAC_CR_RESET_Pos (16U)

#define	FMAC_CR_RESET_Msk (0x1UL << FMAC_CR_RESET_Pos)

#define	FMAC_CR_RESET FMAC_CR_RESET_Msk

#define	FMAC_SR_YEMPTY_Pos (0U)

#define	FMAC_SR_YEMPTY_Msk (0x1UL << FMAC_SR_YEMPTY_Pos)

#define	FMAC_SR_YEMPTY FMAC_SR_YEMPTY_Msk

#define	FMAC_SR_X1FULL_Pos (1U)

#define	FMAC_SR_X1FULL_Msk (0x1UL << FMAC_SR_X1FULL_Pos)

#define	FMAC_SR_X1FULL FMAC_SR_X1FULL_Msk

#define	FMAC_SR_OVFL_Pos (8U)

#define	FMAC_SR_OVFL_Msk (0x1UL << FMAC_SR_OVFL_Pos)

#define	FMAC_SR_OVFL FMAC_SR_OVFL_Msk

#define	FMAC_SR_UNFL_Pos (9U)

#define	FMAC_SR_UNFL_Msk (0x1UL << FMAC_SR_UNFL_Pos)

#define	FMAC_SR_UNFL FMAC_SR_UNFL_Msk

#define	FMAC_SR_SAT_Pos (10U)

#define	FMAC_SR_SAT_Msk (0x1UL << FMAC_SR_SAT_Pos)

#define	FMAC_SR_SAT FMAC_SR_SAT_Msk

#define	FMAC_WDATA_WDATA_Pos (0U)

#define	FMAC_WDATA_WDATA_Msk (0xFFFFUL << FMAC_WDATA_WDATA_Pos)

#define	FMAC_WDATA_WDATA FMAC_WDATA_WDATA_Msk

#define	FMAC_RDATA_RDATA_Pos (0U)

#define	FMAC_RDATA_RDATA_Msk (0xFFFFUL << FMAC_RDATA_RDATA_Pos)

#define	FMAC_RDATA_RDATA FMAC_RDATA_RDATA_Msk

#define	FMC_BCR1_CCLKEN_Pos (20U)

#define	FMC_BCR1_CCLKEN_Msk (0x1UL << FMC_BCR1_CCLKEN_Pos)

#define	FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk

#define	FMC_BCR1_WFDIS_Pos (21U)

#define	FMC_BCR1_WFDIS_Msk (0x1UL << FMC_BCR1_WFDIS_Pos)

#define	FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk

#define	FMC_BCRx_MBKEN_Pos (0U)

#define	FMC_BCRx_MBKEN_Msk (0x1UL << FMC_BCRx_MBKEN_Pos)

#define	FMC_BCRx_MBKEN FMC_BCRx_MBKEN_Msk

#define	FMC_BCRx_MUXEN_Pos (1U)

#define	FMC_BCRx_MUXEN_Msk (0x1UL << FMC_BCRx_MUXEN_Pos)

#define	FMC_BCRx_MUXEN FMC_BCRx_MUXEN_Msk

#define	FMC_BCRx_MTYP_Pos (2U)

#define	FMC_BCRx_MTYP_Msk (0x3UL << FMC_BCRx_MTYP_Pos)

#define	FMC_BCRx_MTYP FMC_BCRx_MTYP_Msk

#define	FMC_BCRx_MTYP_0 (0x1UL << FMC_BCRx_MTYP_Pos)

#define	FMC_BCRx_MTYP_1 (0x2UL << FMC_BCRx_MTYP_Pos)

#define	FMC_BCRx_MWID_Pos (4U)

#define	FMC_BCRx_MWID_Msk (0x3UL << FMC_BCRx_MWID_Pos)

#define	FMC_BCRx_MWID FMC_BCRx_MWID_Msk

#define	FMC_BCRx_MWID_0 (0x1UL << FMC_BCRx_MWID_Pos)

#define	FMC_BCRx_MWID_1 (0x2UL << FMC_BCRx_MWID_Pos)

#define	FMC_BCRx_FACCEN_Pos (6U)

#define	FMC_BCRx_FACCEN_Msk (0x1UL << FMC_BCRx_FACCEN_Pos)

#define	FMC_BCRx_FACCEN FMC_BCRx_FACCEN_Msk

#define	FMC_BCRx_BURSTEN_Pos (8U)

#define	FMC_BCRx_BURSTEN_Msk (0x1UL << FMC_BCRx_BURSTEN_Pos)

#define	FMC_BCRx_BURSTEN FMC_BCRx_BURSTEN_Msk

#define	FMC_BCRx_WAITPOL_Pos (9U)

#define	FMC_BCRx_WAITPOL_Msk (0x1UL << FMC_BCRx_WAITPOL_Pos)

#define	FMC_BCRx_WAITPOL FMC_BCRx_WAITPOL_Msk

#define	FMC_BCRx_WAITCFG_Pos (11U)

#define	FMC_BCRx_WAITCFG_Msk (0x1UL << FMC_BCRx_WAITCFG_Pos)

#define	FMC_BCRx_WAITCFG FMC_BCRx_WAITCFG_Msk

#define	FMC_BCRx_WREN_Pos (12U)

#define	FMC_BCRx_WREN_Msk (0x1UL << FMC_BCRx_WREN_Pos)

#define	FMC_BCRx_WREN FMC_BCRx_WREN_Msk

#define	FMC_BCRx_WAITEN_Pos (13U)

#define	FMC_BCRx_WAITEN_Msk (0x1UL << FMC_BCRx_WAITEN_Pos)

#define	FMC_BCRx_WAITEN FMC_BCRx_WAITEN_Msk

#define	FMC_BCRx_EXTMOD_Pos (14U)

#define	FMC_BCRx_EXTMOD_Msk (0x1UL << FMC_BCRx_EXTMOD_Pos)

#define	FMC_BCRx_EXTMOD FMC_BCRx_EXTMOD_Msk

#define	FMC_BCRx_ASYNCWAIT_Pos (15U)

#define	FMC_BCRx_ASYNCWAIT_Msk (0x1UL << FMC_BCRx_ASYNCWAIT_Pos)

#define	FMC_BCRx_ASYNCWAIT FMC_BCRx_ASYNCWAIT_Msk

#define	FMC_BCRx_CPSIZE_Pos (16U)

#define	FMC_BCRx_CPSIZE_Msk (0x7UL << FMC_BCRx_CPSIZE_Pos)

#define	FMC_BCRx_CPSIZE FMC_BCRx_CPSIZE_Msk

#define	FMC_BCRx_CPSIZE_0 (0x1UL << FMC_BCRx_CPSIZE_Pos)

#define	FMC_BCRx_CPSIZE_1 (0x2UL << FMC_BCRx_CPSIZE_Pos)

#define	FMC_BCRx_CPSIZE_2 (0x4UL << FMC_BCRx_CPSIZE_Pos)

#define	FMC_BCRx_CBURSTRW_Pos (19U)

#define	FMC_BCRx_CBURSTRW_Msk (0x1UL << FMC_BCRx_CBURSTRW_Pos)

#define	FMC_BCRx_CBURSTRW FMC_BCRx_CBURSTRW_Msk

#define	FMC_BCRx_NBLSET_Pos (22U)

#define	FMC_BCRx_NBLSET_Msk (0x3UL << FMC_BCRx_NBLSET_Pos)

#define	FMC_BCRx_NBLSET FMC_BCRx_NBLSET_Msk

#define	FMC_BCRx_NBLSET_0 (0x1UL << FMC_BCRx_NBLSET_Pos)

#define	FMC_BCRx_NBLSET_1 (0x2UL << FMC_BCRx_NBLSET_Pos)

#define	FMC_BTRx_ADDSET_Pos (0U)

#define	FMC_BTRx_ADDSET_Msk (0xFUL << FMC_BTRx_ADDSET_Pos)

#define	FMC_BTRx_ADDSET FMC_BTRx_ADDSET_Msk

#define	FMC_BTRx_ADDSET_0 (0x1UL << FMC_BTRx_ADDSET_Pos)

#define	FMC_BTRx_ADDSET_1 (0x2UL << FMC_BTRx_ADDSET_Pos)

#define	FMC_BTRx_ADDSET_2 (0x4UL << FMC_BTRx_ADDSET_Pos)

#define	FMC_BTRx_ADDSET_3 (0x8UL << FMC_BTRx_ADDSET_Pos)

#define	FMC_BTRx_ADDHLD_Pos (4U)

#define	FMC_BTRx_ADDHLD_Msk (0xFUL << FMC_BTRx_ADDHLD_Pos)

#define	FMC_BTRx_ADDHLD FMC_BTRx_ADDHLD_Msk

#define	FMC_BTRx_ADDHLD_0 (0x1UL << FMC_BTRx_ADDHLD_Pos)

#define	FMC_BTRx_ADDHLD_1 (0x2UL << FMC_BTRx_ADDHLD_Pos)

#define	FMC_BTRx_ADDHLD_2 (0x4UL << FMC_BTRx_ADDHLD_Pos)

#define	FMC_BTRx_ADDHLD_3 (0x8UL << FMC_BTRx_ADDHLD_Pos)

#define	FMC_BTRx_DATAST_Pos (8U)

#define	FMC_BTRx_DATAST_Msk (0xFFUL << FMC_BTRx_DATAST_Pos)

#define	FMC_BTRx_DATAST FMC_BTRx_DATAST_Msk

#define	FMC_BTRx_DATAST_0 (0x01UL << FMC_BTRx_DATAST_Pos)

#define	FMC_BTRx_DATAST_1 (0x02UL << FMC_BTRx_DATAST_Pos)

#define	FMC_BTRx_DATAST_2 (0x04UL << FMC_BTRx_DATAST_Pos)

#define	FMC_BTRx_DATAST_3 (0x08UL << FMC_BTRx_DATAST_Pos)

#define	FMC_BTRx_DATAST_4 (0x10UL << FMC_BTRx_DATAST_Pos)

#define	FMC_BTRx_DATAST_5 (0x20UL << FMC_BTRx_DATAST_Pos)

#define	FMC_BTRx_DATAST_6 (0x40UL << FMC_BTRx_DATAST_Pos)

#define	FMC_BTRx_DATAST_7 (0x80UL << FMC_BTRx_DATAST_Pos)

#define	FMC_BTRx_BUSTURN_Pos (16U)

#define	FMC_BTRx_BUSTURN_Msk (0xFUL << FMC_BTRx_BUSTURN_Pos)

#define	FMC_BTRx_BUSTURN FMC_BTRx_BUSTURN_Msk

#define	FMC_BTRx_BUSTURN_0 (0x1UL << FMC_BTRx_BUSTURN_Pos)

#define	FMC_BTRx_BUSTURN_1 (0x2UL << FMC_BTRx_BUSTURN_Pos)

#define	FMC_BTRx_BUSTURN_2 (0x4UL << FMC_BTRx_BUSTURN_Pos)

#define	FMC_BTRx_BUSTURN_3 (0x8UL << FMC_BTRx_BUSTURN_Pos)

#define	FMC_BTRx_CLKDIV_Pos (20U)

#define	FMC_BTRx_CLKDIV_Msk (0xFUL << FMC_BTRx_CLKDIV_Pos)

#define	FMC_BTRx_CLKDIV FMC_BTRx_CLKDIV_Msk

#define	FMC_BTRx_CLKDIV_0 (0x1UL << FMC_BTRx_CLKDIV_Pos)

#define	FMC_BTRx_CLKDIV_1 (0x2UL << FMC_BTRx_CLKDIV_Pos)

#define	FMC_BTRx_CLKDIV_2 (0x4UL << FMC_BTRx_CLKDIV_Pos)

#define	FMC_BTRx_CLKDIV_3 (0x8UL << FMC_BTRx_CLKDIV_Pos)

#define	FMC_BTRx_DATLAT_Pos (24U)

#define	FMC_BTRx_DATLAT_Msk (0xFUL << FMC_BTRx_DATLAT_Pos)

#define	FMC_BTRx_DATLAT FMC_BTRx_DATLAT_Msk

#define	FMC_BTRx_DATLAT_0 (0x1UL << FMC_BTRx_DATLAT_Pos)

#define	FMC_BTRx_DATLAT_1 (0x2UL << FMC_BTRx_DATLAT_Pos)

#define	FMC_BTRx_DATLAT_2 (0x4UL << FMC_BTRx_DATLAT_Pos)

#define	FMC_BTRx_DATLAT_3 (0x8UL << FMC_BTRx_DATLAT_Pos)

#define	FMC_BTRx_ACCMOD_Pos (28U)

#define	FMC_BTRx_ACCMOD_Msk (0x3UL << FMC_BTRx_ACCMOD_Pos)

#define	FMC_BTRx_ACCMOD FMC_BTRx_ACCMOD_Msk

#define	FMC_BTRx_ACCMOD_0 (0x1UL << FMC_BTRx_ACCMOD_Pos)

#define	FMC_BTRx_ACCMOD_1 (0x2UL << FMC_BTRx_ACCMOD_Pos)

#define	FMC_BTRx_DATAHLD_Pos (30U)

#define	FMC_BTRx_DATAHLD_Msk (0x3UL << FMC_BTRx_DATAHLD_Pos)

#define	FMC_BTRx_DATAHLD FMC_BTRx_DATAHLD_Msk

#define	FMC_BTRx_DATAHLD_0 (0x1UL << FMC_BTRx_DATAHLD_Pos)

#define	FMC_BTRx_DATAHLD_1 (0x2UL << FMC_BTRx_DATAHLD_Pos)

#define	FMC_BWTRx_ADDSET_Pos (0U)

#define	FMC_BWTRx_ADDSET_Msk (0xFUL << FMC_BWTRx_ADDSET_Pos)

#define	FMC_BWTRx_ADDSET FMC_BWTRx_ADDSET_Msk

#define	FMC_BWTRx_ADDSET_0 (0x1UL << FMC_BWTRx_ADDSET_Pos)

#define	FMC_BWTRx_ADDSET_1 (0x2UL << FMC_BWTRx_ADDSET_Pos)

#define	FMC_BWTRx_ADDSET_2 (0x4UL << FMC_BWTRx_ADDSET_Pos)

#define	FMC_BWTRx_ADDSET_3 (0x8UL << FMC_BWTRx_ADDSET_Pos)

#define	FMC_BWTRx_ADDHLD_Pos (4U)

#define	FMC_BWTRx_ADDHLD_Msk (0xFUL << FMC_BWTRx_ADDHLD_Pos)

#define	FMC_BWTRx_ADDHLD FMC_BWTRx_ADDHLD_Msk

#define	FMC_BWTRx_ADDHLD_0 (0x1UL << FMC_BWTRx_ADDHLD_Pos)

#define	FMC_BWTRx_ADDHLD_1 (0x2UL << FMC_BWTRx_ADDHLD_Pos)

#define	FMC_BWTRx_ADDHLD_2 (0x4UL << FMC_BWTRx_ADDHLD_Pos)

#define	FMC_BWTRx_ADDHLD_3 (0x8UL << FMC_BWTRx_ADDHLD_Pos)

#define	FMC_BWTRx_DATAST_Pos (8U)

#define	FMC_BWTRx_DATAST_Msk (0xFFUL << FMC_BWTRx_DATAST_Pos)

#define	FMC_BWTRx_DATAST FMC_BWTRx_DATAST_Msk

#define	FMC_BWTRx_DATAST_0 (0x01UL << FMC_BWTRx_DATAST_Pos)

#define	FMC_BWTRx_DATAST_1 (0x02UL << FMC_BWTRx_DATAST_Pos)

#define	FMC_BWTRx_DATAST_2 (0x04UL << FMC_BWTRx_DATAST_Pos)

#define	FMC_BWTRx_DATAST_3 (0x08UL << FMC_BWTRx_DATAST_Pos)

#define	FMC_BWTRx_DATAST_4 (0x10UL << FMC_BWTRx_DATAST_Pos)

#define	FMC_BWTRx_DATAST_5 (0x20UL << FMC_BWTRx_DATAST_Pos)

#define	FMC_BWTRx_DATAST_6 (0x40UL << FMC_BWTRx_DATAST_Pos)

#define	FMC_BWTRx_DATAST_7 (0x80UL << FMC_BWTRx_DATAST_Pos)

#define	FMC_BWTRx_BUSTURN_Pos (16U)

#define	FMC_BWTRx_BUSTURN_Msk (0xFUL << FMC_BWTRx_BUSTURN_Pos)

#define	FMC_BWTRx_BUSTURN FMC_BWTRx_BUSTURN_Msk

#define	FMC_BWTRx_BUSTURN_0 (0x1UL << FMC_BWTRx_BUSTURN_Pos)

#define	FMC_BWTRx_BUSTURN_1 (0x2UL << FMC_BWTRx_BUSTURN_Pos)

#define	FMC_BWTRx_BUSTURN_2 (0x4UL << FMC_BWTRx_BUSTURN_Pos)

#define	FMC_BWTRx_BUSTURN_3 (0x8UL << FMC_BWTRx_BUSTURN_Pos)

#define	FMC_BWTRx_ACCMOD_Pos (28U)

#define	FMC_BWTRx_ACCMOD_Msk (0x3UL << FMC_BWTRx_ACCMOD_Pos)

#define	FMC_BWTRx_ACCMOD FMC_BWTRx_ACCMOD_Msk

#define	FMC_BWTRx_ACCMOD_0 (0x1UL << FMC_BWTRx_ACCMOD_Pos)

#define	FMC_BWTRx_ACCMOD_1 (0x2UL << FMC_BWTRx_ACCMOD_Pos)

#define	FMC_BWTRx_DATAHLD_Pos (30U)

#define	FMC_BWTRx_DATAHLD_Msk (0x3UL << FMC_BWTRx_DATAHLD_Pos)

#define	FMC_BWTRx_DATAHLD FMC_BWTRx_DATAHLD_Msk

#define	FMC_BWTRx_DATAHLD_0 (0x1UL << FMC_BWTRx_DATAHLD_Pos)

#define	FMC_BWTRx_DATAHLD_1 (0x2UL << FMC_BWTRx_DATAHLD_Pos)

#define	FMC_PCSCNTR_CSCOUNT_Pos (0U)

#define	FMC_PCSCNTR_CSCOUNT_Msk (0xFFFFUL << FMC_PCSCNTR_CSCOUNT_Pos)

#define	FMC_PCSCNTR_CSCOUNT FMC_PCSCNTR_CSCOUNT_Msk

#define	FMC_PCSCNTR_CNTB1EN_Pos (16U)

#define	FMC_PCSCNTR_CNTB1EN_Msk (0x1UL << FMC_PCSCNTR_CNTB1EN_Pos)

#define	FMC_PCSCNTR_CNTB1EN FMC_PCSCNTR_CNTB1EN_Msk

#define	FMC_PCSCNTR_CNTB2EN_Pos (17U)

#define	FMC_PCSCNTR_CNTB2EN_Msk (0x1UL << FMC_PCSCNTR_CNTB2EN_Pos)

#define	FMC_PCSCNTR_CNTB2EN FMC_PCSCNTR_CNTB2EN_Msk

#define	FMC_PCSCNTR_CNTB3EN_Pos (18U)

#define	FMC_PCSCNTR_CNTB3EN_Msk (0x1UL << FMC_PCSCNTR_CNTB3EN_Pos)

#define	FMC_PCSCNTR_CNTB3EN FMC_PCSCNTR_CNTB3EN_Msk

#define	FMC_PCSCNTR_CNTB4EN_Pos (19U)

#define	FMC_PCSCNTR_CNTB4EN_Msk (0x1UL << FMC_PCSCNTR_CNTB4EN_Pos)

#define	FMC_PCSCNTR_CNTB4EN FMC_PCSCNTR_CNTB4EN_Msk

#define	FMC_PCR_PWAITEN_Pos (1U)

#define	FMC_PCR_PWAITEN_Msk (0x1UL << FMC_PCR_PWAITEN_Pos)

#define	FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk

#define	FMC_PCR_PBKEN_Pos (2U)

#define	FMC_PCR_PBKEN_Msk (0x1UL << FMC_PCR_PBKEN_Pos)

#define	FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk

#define	FMC_PCR_PTYP_Pos (3U)

#define	FMC_PCR_PTYP_Msk (0x1UL << FMC_PCR_PTYP_Pos)

#define	FMC_PCR_PTYP FMC_PCR_PTYP_Msk

#define	FMC_PCR_PWID_Pos (4U)

#define	FMC_PCR_PWID_Msk (0x3UL << FMC_PCR_PWID_Pos)

#define	FMC_PCR_PWID FMC_PCR_PWID_Msk

#define	FMC_PCR_PWID_0 (0x1UL << FMC_PCR_PWID_Pos)

#define	FMC_PCR_PWID_1 (0x2UL << FMC_PCR_PWID_Pos)

#define	FMC_PCR_ECCEN_Pos (6U)

#define	FMC_PCR_ECCEN_Msk (0x1UL << FMC_PCR_ECCEN_Pos)

#define	FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk

#define	FMC_PCR_TCLR_Pos (9U)

#define	FMC_PCR_TCLR_Msk (0xFUL << FMC_PCR_TCLR_Pos)

#define	FMC_PCR_TCLR FMC_PCR_TCLR_Msk

#define	FMC_PCR_TCLR_0 (0x1UL << FMC_PCR_TCLR_Pos)

#define	FMC_PCR_TCLR_1 (0x2UL << FMC_PCR_TCLR_Pos)

#define	FMC_PCR_TCLR_2 (0x4UL << FMC_PCR_TCLR_Pos)

#define	FMC_PCR_TCLR_3 (0x8UL << FMC_PCR_TCLR_Pos)

#define	FMC_PCR_TAR_Pos (13U)

#define	FMC_PCR_TAR_Msk (0xFUL << FMC_PCR_TAR_Pos)

#define	FMC_PCR_TAR FMC_PCR_TAR_Msk

#define	FMC_PCR_TAR_0 (0x1UL << FMC_PCR_TAR_Pos)

#define	FMC_PCR_TAR_1 (0x2UL << FMC_PCR_TAR_Pos)

#define	FMC_PCR_TAR_2 (0x4UL << FMC_PCR_TAR_Pos)

#define	FMC_PCR_TAR_3 (0x8UL << FMC_PCR_TAR_Pos)

#define	FMC_PCR_ECCPS_Pos (17U)

#define	FMC_PCR_ECCPS_Msk (0x7UL << FMC_PCR_ECCPS_Pos)

#define	FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk

#define	FMC_PCR_ECCPS_0 (0x1UL << FMC_PCR_ECCPS_Pos)

#define	FMC_PCR_ECCPS_1 (0x2UL << FMC_PCR_ECCPS_Pos)

#define	FMC_PCR_ECCPS_2 (0x4UL << FMC_PCR_ECCPS_Pos)

#define	FMC_SR_IRS_Pos (0U)

#define	FMC_SR_IRS_Msk (0x1UL << FMC_SR_IRS_Pos)

#define	FMC_SR_IRS FMC_SR_IRS_Msk

#define	FMC_SR_ILS_Pos (1U)

#define	FMC_SR_ILS_Msk (0x1UL << FMC_SR_ILS_Pos)

#define	FMC_SR_ILS FMC_SR_ILS_Msk

#define	FMC_SR_IFS_Pos (2U)

#define	FMC_SR_IFS_Msk (0x1UL << FMC_SR_IFS_Pos)

#define	FMC_SR_IFS FMC_SR_IFS_Msk

#define	FMC_SR_IREN_Pos (3U)

#define	FMC_SR_IREN_Msk (0x1UL << FMC_SR_IREN_Pos)

#define	FMC_SR_IREN FMC_SR_IREN_Msk

#define	FMC_SR_ILEN_Pos (4U)

#define	FMC_SR_ILEN_Msk (0x1UL << FMC_SR_ILEN_Pos)

#define	FMC_SR_ILEN FMC_SR_ILEN_Msk

#define	FMC_SR_IFEN_Pos (5U)

#define	FMC_SR_IFEN_Msk (0x1UL << FMC_SR_IFEN_Pos)

#define	FMC_SR_IFEN FMC_SR_IFEN_Msk

#define	FMC_SR_FEMPT_Pos (6U)

#define	FMC_SR_FEMPT_Msk (0x1UL << FMC_SR_FEMPT_Pos)

#define	FMC_SR_FEMPT FMC_SR_FEMPT_Msk

#define	FMC_PMEM_MEMSET_Pos (0U)

#define	FMC_PMEM_MEMSET_Msk (0xFFUL << FMC_PMEM_MEMSET_Pos)

#define	FMC_PMEM_MEMSET FMC_PMEM_MEMSET_Msk

#define	FMC_PMEM_MEMSET_0 (0x01UL << FMC_PMEM_MEMSET_Pos)

#define	FMC_PMEM_MEMSET_1 (0x02UL << FMC_PMEM_MEMSET_Pos)

#define	FMC_PMEM_MEMSET_2 (0x04UL << FMC_PMEM_MEMSET_Pos)

#define	FMC_PMEM_MEMSET_3 (0x08UL << FMC_PMEM_MEMSET_Pos)

#define	FMC_PMEM_MEMSET_4 (0x10UL << FMC_PMEM_MEMSET_Pos)

#define	FMC_PMEM_MEMSET_5 (0x20UL << FMC_PMEM_MEMSET_Pos)

#define	FMC_PMEM_MEMSET_6 (0x40UL << FMC_PMEM_MEMSET_Pos)

#define	FMC_PMEM_MEMSET_7 (0x80UL << FMC_PMEM_MEMSET_Pos)

#define	FMC_PMEM_MEMWAIT_Pos (8U)

#define	FMC_PMEM_MEMWAIT_Msk (0xFFUL << FMC_PMEM_MEMWAIT_Pos)

#define	FMC_PMEM_MEMWAIT FMC_PMEM_MEMWAIT_Msk

#define	FMC_PMEM_MEMWAIT_0 (0x01UL << FMC_PMEM_MEMWAIT_Pos)

#define	FMC_PMEM_MEMWAIT_1 (0x02UL << FMC_PMEM_MEMWAIT_Pos)

#define	FMC_PMEM_MEMWAIT_2 (0x04UL << FMC_PMEM_MEMWAIT_Pos)

#define	FMC_PMEM_MEMWAIT_3 (0x08UL << FMC_PMEM_MEMWAIT_Pos)

#define	FMC_PMEM_MEMWAIT_4 (0x10UL << FMC_PMEM_MEMWAIT_Pos)

#define	FMC_PMEM_MEMWAIT_5 (0x20UL << FMC_PMEM_MEMWAIT_Pos)

#define	FMC_PMEM_MEMWAIT_6 (0x40UL << FMC_PMEM_MEMWAIT_Pos)

#define	FMC_PMEM_MEMWAIT_7 (0x80UL << FMC_PMEM_MEMWAIT_Pos)

#define	FMC_PMEM_MEMHOLD_Pos (16U)

#define	FMC_PMEM_MEMHOLD_Msk (0xFFUL << FMC_PMEM_MEMHOLD_Pos)

#define	FMC_PMEM_MEMHOLD FMC_PMEM_MEMHOLD_Msk

#define	FMC_PMEM_MEMHOLD_0 (0x01UL << FMC_PMEM_MEMHOLD_Pos)

#define	FMC_PMEM_MEMHOLD_1 (0x02UL << FMC_PMEM_MEMHOLD_Pos)

#define	FMC_PMEM_MEMHOLD_2 (0x04UL << FMC_PMEM_MEMHOLD_Pos)

#define	FMC_PMEM_MEMHOLD_3 (0x08UL << FMC_PMEM_MEMHOLD_Pos)

#define	FMC_PMEM_MEMHOLD_4 (0x10UL << FMC_PMEM_MEMHOLD_Pos)

#define	FMC_PMEM_MEMHOLD_5 (0x20UL << FMC_PMEM_MEMHOLD_Pos)

#define	FMC_PMEM_MEMHOLD_6 (0x40UL << FMC_PMEM_MEMHOLD_Pos)

#define	FMC_PMEM_MEMHOLD_7 (0x80UL << FMC_PMEM_MEMHOLD_Pos)

#define	FMC_PMEM_MEMHIZ_Pos (24U)

#define	FMC_PMEM_MEMHIZ_Msk (0xFFUL << FMC_PMEM_MEMHIZ_Pos)

#define	FMC_PMEM_MEMHIZ FMC_PMEM_MEMHIZ_Msk

#define	FMC_PMEM_MEMHIZ_0 (0x01UL << FMC_PMEM_MEMHIZ_Pos)

#define	FMC_PMEM_MEMHIZ_1 (0x02UL << FMC_PMEM_MEMHIZ_Pos)

#define	FMC_PMEM_MEMHIZ_2 (0x04UL << FMC_PMEM_MEMHIZ_Pos)

#define	FMC_PMEM_MEMHIZ_3 (0x08UL << FMC_PMEM_MEMHIZ_Pos)

#define	FMC_PMEM_MEMHIZ_4 (0x10UL << FMC_PMEM_MEMHIZ_Pos)

#define	FMC_PMEM_MEMHIZ_5 (0x20UL << FMC_PMEM_MEMHIZ_Pos)

#define	FMC_PMEM_MEMHIZ_6 (0x40UL << FMC_PMEM_MEMHIZ_Pos)

#define	FMC_PMEM_MEMHIZ_7 (0x80UL << FMC_PMEM_MEMHIZ_Pos)

#define	FMC_PATT_ATTSET_Pos (0U)

#define	FMC_PATT_ATTSET_Msk (0xFFUL << FMC_PATT_ATTSET_Pos)

#define	FMC_PATT_ATTSET FMC_PATT_ATTSET_Msk

#define	FMC_PATT_ATTSET_0 (0x01UL << FMC_PATT_ATTSET_Pos)

#define	FMC_PATT_ATTSET_1 (0x02UL << FMC_PATT_ATTSET_Pos)

#define	FMC_PATT_ATTSET_2 (0x04UL << FMC_PATT_ATTSET_Pos)

#define	FMC_PATT_ATTSET_3 (0x08UL << FMC_PATT_ATTSET_Pos)

#define	FMC_PATT_ATTSET_4 (0x10UL << FMC_PATT_ATTSET_Pos)

#define	FMC_PATT_ATTSET_5 (0x20UL << FMC_PATT_ATTSET_Pos)

#define	FMC_PATT_ATTSET_6 (0x40UL << FMC_PATT_ATTSET_Pos)

#define	FMC_PATT_ATTSET_7 (0x80UL << FMC_PATT_ATTSET_Pos)

#define	FMC_PATT_ATTWAIT_Pos (8U)

#define	FMC_PATT_ATTWAIT_Msk (0xFFUL << FMC_PATT_ATTWAIT_Pos)

#define	FMC_PATT_ATTWAIT FMC_PATT_ATTWAIT_Msk

#define	FMC_PATT_ATTWAIT_0 (0x01UL << FMC_PATT_ATTWAIT_Pos)

#define	FMC_PATT_ATTWAIT_1 (0x02UL << FMC_PATT_ATTWAIT_Pos)

#define	FMC_PATT_ATTWAIT_2 (0x04UL << FMC_PATT_ATTWAIT_Pos)

#define	FMC_PATT_ATTWAIT_3 (0x08UL << FMC_PATT_ATTWAIT_Pos)

#define	FMC_PATT_ATTWAIT_4 (0x10UL << FMC_PATT_ATTWAIT_Pos)

#define	FMC_PATT_ATTWAIT_5 (0x20UL << FMC_PATT_ATTWAIT_Pos)

#define	FMC_PATT_ATTWAIT_6 (0x40UL << FMC_PATT_ATTWAIT_Pos)

#define	FMC_PATT_ATTWAIT_7 (0x80UL << FMC_PATT_ATTWAIT_Pos)

#define	FMC_PATT_ATTHOLD_Pos (16U)

#define	FMC_PATT_ATTHOLD_Msk (0xFFUL << FMC_PATT_ATTHOLD_Pos)

#define	FMC_PATT_ATTHOLD FMC_PATT_ATTHOLD_Msk

#define	FMC_PATT_ATTHOLD_0 (0x01UL << FMC_PATT_ATTHOLD_Pos)

#define	FMC_PATT_ATTHOLD_1 (0x02UL << FMC_PATT_ATTHOLD_Pos)

#define	FMC_PATT_ATTHOLD_2 (0x04UL << FMC_PATT_ATTHOLD_Pos)

#define	FMC_PATT_ATTHOLD_3 (0x08UL << FMC_PATT_ATTHOLD_Pos)

#define	FMC_PATT_ATTHOLD_4 (0x10UL << FMC_PATT_ATTHOLD_Pos)

#define	FMC_PATT_ATTHOLD_5 (0x20UL << FMC_PATT_ATTHOLD_Pos)

#define	FMC_PATT_ATTHOLD_6 (0x40UL << FMC_PATT_ATTHOLD_Pos)

#define	FMC_PATT_ATTHOLD_7 (0x80UL << FMC_PATT_ATTHOLD_Pos)

#define	FMC_PATT_ATTHIZ_Pos (24U)

#define	FMC_PATT_ATTHIZ_Msk (0xFFUL << FMC_PATT_ATTHIZ_Pos)

#define	FMC_PATT_ATTHIZ FMC_PATT_ATTHIZ_Msk

#define	FMC_PATT_ATTHIZ_0 (0x01UL << FMC_PATT_ATTHIZ_Pos)

#define	FMC_PATT_ATTHIZ_1 (0x02UL << FMC_PATT_ATTHIZ_Pos)

#define	FMC_PATT_ATTHIZ_2 (0x04UL << FMC_PATT_ATTHIZ_Pos)

#define	FMC_PATT_ATTHIZ_3 (0x08UL << FMC_PATT_ATTHIZ_Pos)

#define	FMC_PATT_ATTHIZ_4 (0x10UL << FMC_PATT_ATTHIZ_Pos)

#define	FMC_PATT_ATTHIZ_5 (0x20UL << FMC_PATT_ATTHIZ_Pos)

#define	FMC_PATT_ATTHIZ_6 (0x40UL << FMC_PATT_ATTHIZ_Pos)

#define	FMC_PATT_ATTHIZ_7 (0x80UL << FMC_PATT_ATTHIZ_Pos)

#define	FMC_ECCR_ECC_Pos (0U)

#define	FMC_ECCR_ECC_Msk (0xFFFFFFFFUL << FMC_ECCR_ECC_Pos)

#define	FMC_ECCR_ECC FMC_ECCR_ECC_Msk

#define	GPIO_MODER_MODE0_Pos (0U)

#define	GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos)

#define	GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk

#define	GPIO_MODER_MODE0_0 (0x1UL << GPIO_MODER_MODE0_Pos)

#define	GPIO_MODER_MODE0_1 (0x2UL << GPIO_MODER_MODE0_Pos)

#define	GPIO_MODER_MODE1_Pos (2U)

#define	GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos)

#define	GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk

#define	GPIO_MODER_MODE1_0 (0x1UL << GPIO_MODER_MODE1_Pos)

#define	GPIO_MODER_MODE1_1 (0x2UL << GPIO_MODER_MODE1_Pos)

#define	GPIO_MODER_MODE2_Pos (4U)

#define	GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos)

#define	GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk

#define	GPIO_MODER_MODE2_0 (0x1UL << GPIO_MODER_MODE2_Pos)

#define	GPIO_MODER_MODE2_1 (0x2UL << GPIO_MODER_MODE2_Pos)

#define	GPIO_MODER_MODE3_Pos (6U)

#define	GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos)

#define	GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk

#define	GPIO_MODER_MODE3_0 (0x1UL << GPIO_MODER_MODE3_Pos)

#define	GPIO_MODER_MODE3_1 (0x2UL << GPIO_MODER_MODE3_Pos)

#define	GPIO_MODER_MODE4_Pos (8U)

#define	GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos)

#define	GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk

#define	GPIO_MODER_MODE4_0 (0x1UL << GPIO_MODER_MODE4_Pos)

#define	GPIO_MODER_MODE4_1 (0x2UL << GPIO_MODER_MODE4_Pos)

#define	GPIO_MODER_MODE5_Pos (10U)

#define	GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos)

#define	GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk

#define	GPIO_MODER_MODE5_0 (0x1UL << GPIO_MODER_MODE5_Pos)

#define	GPIO_MODER_MODE5_1 (0x2UL << GPIO_MODER_MODE5_Pos)

#define	GPIO_MODER_MODE6_Pos (12U)

#define	GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos)

#define	GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk

#define	GPIO_MODER_MODE6_0 (0x1UL << GPIO_MODER_MODE6_Pos)

#define	GPIO_MODER_MODE6_1 (0x2UL << GPIO_MODER_MODE6_Pos)

#define	GPIO_MODER_MODE7_Pos (14U)

#define	GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos)

#define	GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk

#define	GPIO_MODER_MODE7_0 (0x1UL << GPIO_MODER_MODE7_Pos)

#define	GPIO_MODER_MODE7_1 (0x2UL << GPIO_MODER_MODE7_Pos)

#define	GPIO_MODER_MODE8_Pos (16U)

#define	GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos)

#define	GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk

#define	GPIO_MODER_MODE8_0 (0x1UL << GPIO_MODER_MODE8_Pos)

#define	GPIO_MODER_MODE8_1 (0x2UL << GPIO_MODER_MODE8_Pos)

#define	GPIO_MODER_MODE9_Pos (18U)

#define	GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos)

#define	GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk

#define	GPIO_MODER_MODE9_0 (0x1UL << GPIO_MODER_MODE9_Pos)

#define	GPIO_MODER_MODE9_1 (0x2UL << GPIO_MODER_MODE9_Pos)

#define	GPIO_MODER_MODE10_Pos (20U)

#define	GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos)

#define	GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk

#define	GPIO_MODER_MODE10_0 (0x1UL << GPIO_MODER_MODE10_Pos)

#define	GPIO_MODER_MODE10_1 (0x2UL << GPIO_MODER_MODE10_Pos)

#define	GPIO_MODER_MODE11_Pos (22U)

#define	GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos)

#define	GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk

#define	GPIO_MODER_MODE11_0 (0x1UL << GPIO_MODER_MODE11_Pos)

#define	GPIO_MODER_MODE11_1 (0x2UL << GPIO_MODER_MODE11_Pos)

#define	GPIO_MODER_MODE12_Pos (24U)

#define	GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos)

#define	GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk

#define	GPIO_MODER_MODE12_0 (0x1UL << GPIO_MODER_MODE12_Pos)

#define	GPIO_MODER_MODE12_1 (0x2UL << GPIO_MODER_MODE12_Pos)

#define	GPIO_MODER_MODE13_Pos (26U)

#define	GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos)

#define	GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk

#define	GPIO_MODER_MODE13_0 (0x1UL << GPIO_MODER_MODE13_Pos)

#define	GPIO_MODER_MODE13_1 (0x2UL << GPIO_MODER_MODE13_Pos)

#define	GPIO_MODER_MODE14_Pos (28U)

#define	GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos)

#define	GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk

#define	GPIO_MODER_MODE14_0 (0x1UL << GPIO_MODER_MODE14_Pos)

#define	GPIO_MODER_MODE14_1 (0x2UL << GPIO_MODER_MODE14_Pos)

#define	GPIO_MODER_MODE15_Pos (30U)

#define	GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos)

#define	GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk

#define	GPIO_MODER_MODE15_0 (0x1UL << GPIO_MODER_MODE15_Pos)

#define	GPIO_MODER_MODE15_1 (0x2UL << GPIO_MODER_MODE15_Pos)

#define	GPIO_MODER_MODER0 GPIO_MODER_MODE0

#define	GPIO_MODER_MODER0_0 GPIO_MODER_MODE0_0

#define	GPIO_MODER_MODER0_1 GPIO_MODER_MODE0_1

#define	GPIO_MODER_MODER1 GPIO_MODER_MODE1

#define	GPIO_MODER_MODER1_0 GPIO_MODER_MODE1_0

#define	GPIO_MODER_MODER1_1 GPIO_MODER_MODE1_1

#define	GPIO_MODER_MODER2 GPIO_MODER_MODE2

#define	GPIO_MODER_MODER2_0 GPIO_MODER_MODE2_0

#define	GPIO_MODER_MODER2_1 GPIO_MODER_MODE2_1

#define	GPIO_MODER_MODER3 GPIO_MODER_MODE3

#define	GPIO_MODER_MODER3_0 GPIO_MODER_MODE3_0

#define	GPIO_MODER_MODER3_1 GPIO_MODER_MODE3_1

#define	GPIO_MODER_MODER4 GPIO_MODER_MODE4

#define	GPIO_MODER_MODER4_0 GPIO_MODER_MODE4_0

#define	GPIO_MODER_MODER4_1 GPIO_MODER_MODE4_1

#define	GPIO_MODER_MODER5 GPIO_MODER_MODE5

#define	GPIO_MODER_MODER5_0 GPIO_MODER_MODE5_0

#define	GPIO_MODER_MODER5_1 GPIO_MODER_MODE5_1

#define	GPIO_MODER_MODER6 GPIO_MODER_MODE6

#define	GPIO_MODER_MODER6_0 GPIO_MODER_MODE6_0

#define	GPIO_MODER_MODER6_1 GPIO_MODER_MODE6_1

#define	GPIO_MODER_MODER7 GPIO_MODER_MODE7

#define	GPIO_MODER_MODER7_0 GPIO_MODER_MODE7_0

#define	GPIO_MODER_MODER7_1 GPIO_MODER_MODE7_1

#define	GPIO_MODER_MODER8 GPIO_MODER_MODE8

#define	GPIO_MODER_MODER8_0 GPIO_MODER_MODE8_0

#define	GPIO_MODER_MODER8_1 GPIO_MODER_MODE8_1

#define	GPIO_MODER_MODER9 GPIO_MODER_MODE9

#define	GPIO_MODER_MODER9_0 GPIO_MODER_MODE9_0

#define	GPIO_MODER_MODER9_1 GPIO_MODER_MODE9_1

#define	GPIO_MODER_MODER10 GPIO_MODER_MODE10

#define	GPIO_MODER_MODER10_0 GPIO_MODER_MODE10_0

#define	GPIO_MODER_MODER10_1 GPIO_MODER_MODE10_1

#define	GPIO_MODER_MODER11 GPIO_MODER_MODE11

#define	GPIO_MODER_MODER11_0 GPIO_MODER_MODE11_0

#define	GPIO_MODER_MODER11_1 GPIO_MODER_MODE11_1

#define	GPIO_MODER_MODER12 GPIO_MODER_MODE12

#define	GPIO_MODER_MODER12_0 GPIO_MODER_MODE12_0

#define	GPIO_MODER_MODER12_1 GPIO_MODER_MODE12_1

#define	GPIO_MODER_MODER13 GPIO_MODER_MODE13

#define	GPIO_MODER_MODER13_0 GPIO_MODER_MODE13_0

#define	GPIO_MODER_MODER13_1 GPIO_MODER_MODE13_1

#define	GPIO_MODER_MODER14 GPIO_MODER_MODE14

#define	GPIO_MODER_MODER14_0 GPIO_MODER_MODE14_0

#define	GPIO_MODER_MODER14_1 GPIO_MODER_MODE14_1

#define	GPIO_MODER_MODER15 GPIO_MODER_MODE15

#define	GPIO_MODER_MODER15_0 GPIO_MODER_MODE15_0

#define	GPIO_MODER_MODER15_1 GPIO_MODER_MODE15_1

#define	GPIO_OTYPER_OT0_Pos (0U)

#define	GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos)

#define	GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk

#define	GPIO_OTYPER_OT1_Pos (1U)

#define	GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos)

#define	GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk

#define	GPIO_OTYPER_OT2_Pos (2U)

#define	GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos)

#define	GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk

#define	GPIO_OTYPER_OT3_Pos (3U)

#define	GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos)

#define	GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk

#define	GPIO_OTYPER_OT4_Pos (4U)

#define	GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos)

#define	GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk

#define	GPIO_OTYPER_OT5_Pos (5U)

#define	GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos)

#define	GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk

#define	GPIO_OTYPER_OT6_Pos (6U)

#define	GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos)

#define	GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk

#define	GPIO_OTYPER_OT7_Pos (7U)

#define	GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos)

#define	GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk

#define	GPIO_OTYPER_OT8_Pos (8U)

#define	GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos)

#define	GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk

#define	GPIO_OTYPER_OT9_Pos (9U)

#define	GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos)

#define	GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk

#define	GPIO_OTYPER_OT10_Pos (10U)

#define	GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos)

#define	GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk

#define	GPIO_OTYPER_OT11_Pos (11U)

#define	GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos)

#define	GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk

#define	GPIO_OTYPER_OT12_Pos (12U)

#define	GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos)

#define	GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk

#define	GPIO_OTYPER_OT13_Pos (13U)

#define	GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos)

#define	GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk

#define	GPIO_OTYPER_OT14_Pos (14U)

#define	GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos)

#define	GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk

#define	GPIO_OTYPER_OT15_Pos (15U)

#define	GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos)

#define	GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk

#define	GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0

#define	GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1

#define	GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2

#define	GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3

#define	GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4

#define	GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5

#define	GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6

#define	GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7

#define	GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8

#define	GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9

#define	GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10

#define	GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11

#define	GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12

#define	GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13

#define	GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14

#define	GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15

#define	GPIO_OSPEEDR_OSPEED0_Pos (0U)

#define	GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)

#define	GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk

#define	GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)

#define	GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)

#define	GPIO_OSPEEDR_OSPEED1_Pos (2U)

#define	GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)

#define	GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk

#define	GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)

#define	GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)

#define	GPIO_OSPEEDR_OSPEED2_Pos (4U)

#define	GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)

#define	GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk

#define	GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)

#define	GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)

#define	GPIO_OSPEEDR_OSPEED3_Pos (6U)

#define	GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)

#define	GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk

#define	GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)

#define	GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)

#define	GPIO_OSPEEDR_OSPEED4_Pos (8U)

#define	GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)

#define	GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk

#define	GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)

#define	GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)

#define	GPIO_OSPEEDR_OSPEED5_Pos (10U)

#define	GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)

#define	GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk

#define	GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)

#define	GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)

#define	GPIO_OSPEEDR_OSPEED6_Pos (12U)

#define	GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)

#define	GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk

#define	GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)

#define	GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)

#define	GPIO_OSPEEDR_OSPEED7_Pos (14U)

#define	GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)

#define	GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk

#define	GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)

#define	GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)

#define	GPIO_OSPEEDR_OSPEED8_Pos (16U)

#define	GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)

#define	GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk

#define	GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)

#define	GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)

#define	GPIO_OSPEEDR_OSPEED9_Pos (18U)

#define	GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)

#define	GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk

#define	GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)

#define	GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)

#define	GPIO_OSPEEDR_OSPEED10_Pos (20U)

#define	GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)

#define	GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk

#define	GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)

#define	GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)

#define	GPIO_OSPEEDR_OSPEED11_Pos (22U)

#define	GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)

#define	GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk

#define	GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)

#define	GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)

#define	GPIO_OSPEEDR_OSPEED12_Pos (24U)

#define	GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)

#define	GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk

#define	GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)

#define	GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)

#define	GPIO_OSPEEDR_OSPEED13_Pos (26U)

#define	GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)

#define	GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk

#define	GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)

#define	GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)

#define	GPIO_OSPEEDR_OSPEED14_Pos (28U)

#define	GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)

#define	GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk

#define	GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)

#define	GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)

#define	GPIO_OSPEEDR_OSPEED15_Pos (30U)

#define	GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)

#define	GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk

#define	GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)

#define	GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)

#define	GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0

#define	GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0

#define	GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1

#define	GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1

#define	GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0

#define	GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1

#define	GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2

#define	GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0

#define	GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1

#define	GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3

#define	GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0

#define	GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1

#define	GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4

#define	GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0

#define	GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1

#define	GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5

#define	GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0

#define	GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1

#define	GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6

#define	GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0

#define	GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1

#define	GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7

#define	GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0

#define	GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1

#define	GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8

#define	GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0

#define	GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1

#define	GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9

#define	GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0

#define	GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1

#define	GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10

#define	GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0

#define	GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1

#define	GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11

#define	GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0

#define	GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1

#define	GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12

#define	GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0

#define	GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1

#define	GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13

#define	GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0

#define	GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1

#define	GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14

#define	GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0

#define	GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1

#define	GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15

#define	GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0

#define	GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1

#define	GPIO_PUPDR_PUPD0_Pos (0U)

#define	GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos)

#define	GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk

#define	GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos)

#define	GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos)

#define	GPIO_PUPDR_PUPD1_Pos (2U)

#define	GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos)

#define	GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk

#define	GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos)

#define	GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos)

#define	GPIO_PUPDR_PUPD2_Pos (4U)

#define	GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos)

#define	GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk

#define	GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos)

#define	GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos)

#define	GPIO_PUPDR_PUPD3_Pos (6U)

#define	GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos)

#define	GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk

#define	GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos)

#define	GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos)

#define	GPIO_PUPDR_PUPD4_Pos (8U)

#define	GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos)

#define	GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk

#define	GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos)

#define	GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos)

#define	GPIO_PUPDR_PUPD5_Pos (10U)

#define	GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos)

#define	GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk

#define	GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos)

#define	GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos)

#define	GPIO_PUPDR_PUPD6_Pos (12U)

#define	GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos)

#define	GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk

#define	GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos)

#define	GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos)

#define	GPIO_PUPDR_PUPD7_Pos (14U)

#define	GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos)

#define	GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk

#define	GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos)

#define	GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos)

#define	GPIO_PUPDR_PUPD8_Pos (16U)

#define	GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos)

#define	GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk

#define	GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos)

#define	GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos)

#define	GPIO_PUPDR_PUPD9_Pos (18U)

#define	GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos)

#define	GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk

#define	GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos)

#define	GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos)

#define	GPIO_PUPDR_PUPD10_Pos (20U)

#define	GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos)

#define	GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk

#define	GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos)

#define	GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos)

#define	GPIO_PUPDR_PUPD11_Pos (22U)

#define	GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos)

#define	GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk

#define	GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos)

#define	GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos)

#define	GPIO_PUPDR_PUPD12_Pos (24U)

#define	GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos)

#define	GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk

#define	GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos)

#define	GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos)

#define	GPIO_PUPDR_PUPD13_Pos (26U)

#define	GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos)

#define	GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk

#define	GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos)

#define	GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos)

#define	GPIO_PUPDR_PUPD14_Pos (28U)

#define	GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos)

#define	GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk

#define	GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos)

#define	GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos)

#define	GPIO_PUPDR_PUPD15_Pos (30U)

#define	GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos)

#define	GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk

#define	GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos)

#define	GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos)

#define	GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0

#define	GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0

#define	GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1

#define	GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1

#define	GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0

#define	GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1

#define	GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2

#define	GPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0

#define	GPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1

#define	GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3

#define	GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0

#define	GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1

#define	GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4

#define	GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0

#define	GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1

#define	GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5

#define	GPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0

#define	GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1

#define	GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6

#define	GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0

#define	GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1

#define	GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7

#define	GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0

#define	GPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1

#define	GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8

#define	GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0

#define	GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1

#define	GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9

#define	GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0

#define	GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1

#define	GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10

#define	GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0

#define	GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1

#define	GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11

#define	GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0

#define	GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1

#define	GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12

#define	GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0

#define	GPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1

#define	GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13

#define	GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0

#define	GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1

#define	GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14

#define	GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0

#define	GPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1

#define	GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15

#define	GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0

#define	GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1

#define	GPIO_IDR_ID0_Pos (0U)

#define	GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos)

#define	GPIO_IDR_ID0 GPIO_IDR_ID0_Msk

#define	GPIO_IDR_ID1_Pos (1U)

#define	GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos)

#define	GPIO_IDR_ID1 GPIO_IDR_ID1_Msk

#define	GPIO_IDR_ID2_Pos (2U)

#define	GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos)

#define	GPIO_IDR_ID2 GPIO_IDR_ID2_Msk

#define	GPIO_IDR_ID3_Pos (3U)

#define	GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos)

#define	GPIO_IDR_ID3 GPIO_IDR_ID3_Msk

#define	GPIO_IDR_ID4_Pos (4U)

#define	GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos)

#define	GPIO_IDR_ID4 GPIO_IDR_ID4_Msk

#define	GPIO_IDR_ID5_Pos (5U)

#define	GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos)

#define	GPIO_IDR_ID5 GPIO_IDR_ID5_Msk

#define	GPIO_IDR_ID6_Pos (6U)

#define	GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos)

#define	GPIO_IDR_ID6 GPIO_IDR_ID6_Msk

#define	GPIO_IDR_ID7_Pos (7U)

#define	GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos)

#define	GPIO_IDR_ID7 GPIO_IDR_ID7_Msk

#define	GPIO_IDR_ID8_Pos (8U)

#define	GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos)

#define	GPIO_IDR_ID8 GPIO_IDR_ID8_Msk

#define	GPIO_IDR_ID9_Pos (9U)

#define	GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos)

#define	GPIO_IDR_ID9 GPIO_IDR_ID9_Msk

#define	GPIO_IDR_ID10_Pos (10U)

#define	GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos)

#define	GPIO_IDR_ID10 GPIO_IDR_ID10_Msk

#define	GPIO_IDR_ID11_Pos (11U)

#define	GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos)

#define	GPIO_IDR_ID11 GPIO_IDR_ID11_Msk

#define	GPIO_IDR_ID12_Pos (12U)

#define	GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos)

#define	GPIO_IDR_ID12 GPIO_IDR_ID12_Msk

#define	GPIO_IDR_ID13_Pos (13U)

#define	GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos)

#define	GPIO_IDR_ID13 GPIO_IDR_ID13_Msk

#define	GPIO_IDR_ID14_Pos (14U)

#define	GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos)

#define	GPIO_IDR_ID14 GPIO_IDR_ID14_Msk

#define	GPIO_IDR_ID15_Pos (15U)

#define	GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos)

#define	GPIO_IDR_ID15 GPIO_IDR_ID15_Msk

#define	GPIO_IDR_IDR_0 GPIO_IDR_ID0

#define	GPIO_IDR_IDR_1 GPIO_IDR_ID1

#define	GPIO_IDR_IDR_2 GPIO_IDR_ID2

#define	GPIO_IDR_IDR_3 GPIO_IDR_ID3

#define	GPIO_IDR_IDR_4 GPIO_IDR_ID4

#define	GPIO_IDR_IDR_5 GPIO_IDR_ID5

#define	GPIO_IDR_IDR_6 GPIO_IDR_ID6

#define	GPIO_IDR_IDR_7 GPIO_IDR_ID7

#define	GPIO_IDR_IDR_8 GPIO_IDR_ID8

#define	GPIO_IDR_IDR_9 GPIO_IDR_ID9

#define	GPIO_IDR_IDR_10 GPIO_IDR_ID10

#define	GPIO_IDR_IDR_11 GPIO_IDR_ID11

#define	GPIO_IDR_IDR_12 GPIO_IDR_ID12

#define	GPIO_IDR_IDR_13 GPIO_IDR_ID13

#define	GPIO_IDR_IDR_14 GPIO_IDR_ID14

#define	GPIO_IDR_IDR_15 GPIO_IDR_ID15

#define	GPIO_OTYPER_IDR_0 GPIO_IDR_ID0

#define	GPIO_OTYPER_IDR_1 GPIO_IDR_ID1

#define	GPIO_OTYPER_IDR_2 GPIO_IDR_ID2

#define	GPIO_OTYPER_IDR_3 GPIO_IDR_ID3

#define	GPIO_OTYPER_IDR_4 GPIO_IDR_ID4

#define	GPIO_OTYPER_IDR_5 GPIO_IDR_ID5

#define	GPIO_OTYPER_IDR_6 GPIO_IDR_ID6

#define	GPIO_OTYPER_IDR_7 GPIO_IDR_ID7

#define	GPIO_OTYPER_IDR_8 GPIO_IDR_ID8

#define	GPIO_OTYPER_IDR_9 GPIO_IDR_ID9

#define	GPIO_OTYPER_IDR_10 GPIO_IDR_ID10

#define	GPIO_OTYPER_IDR_11 GPIO_IDR_ID11

#define	GPIO_OTYPER_IDR_12 GPIO_IDR_ID12

#define	GPIO_OTYPER_IDR_13 GPIO_IDR_ID13

#define	GPIO_OTYPER_IDR_14 GPIO_IDR_ID14

#define	GPIO_OTYPER_IDR_15 GPIO_IDR_ID15

#define	GPIO_ODR_OD0_Pos (0U)

#define	GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos)

#define	GPIO_ODR_OD0 GPIO_ODR_OD0_Msk

#define	GPIO_ODR_OD1_Pos (1U)

#define	GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos)

#define	GPIO_ODR_OD1 GPIO_ODR_OD1_Msk

#define	GPIO_ODR_OD2_Pos (2U)

#define	GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos)

#define	GPIO_ODR_OD2 GPIO_ODR_OD2_Msk

#define	GPIO_ODR_OD3_Pos (3U)

#define	GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos)

#define	GPIO_ODR_OD3 GPIO_ODR_OD3_Msk

#define	GPIO_ODR_OD4_Pos (4U)

#define	GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos)

#define	GPIO_ODR_OD4 GPIO_ODR_OD4_Msk

#define	GPIO_ODR_OD5_Pos (5U)

#define	GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos)

#define	GPIO_ODR_OD5 GPIO_ODR_OD5_Msk

#define	GPIO_ODR_OD6_Pos (6U)

#define	GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos)

#define	GPIO_ODR_OD6 GPIO_ODR_OD6_Msk

#define	GPIO_ODR_OD7_Pos (7U)

#define	GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos)

#define	GPIO_ODR_OD7 GPIO_ODR_OD7_Msk

#define	GPIO_ODR_OD8_Pos (8U)

#define	GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos)

#define	GPIO_ODR_OD8 GPIO_ODR_OD8_Msk

#define	GPIO_ODR_OD9_Pos (9U)

#define	GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos)

#define	GPIO_ODR_OD9 GPIO_ODR_OD9_Msk

#define	GPIO_ODR_OD10_Pos (10U)

#define	GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos)

#define	GPIO_ODR_OD10 GPIO_ODR_OD10_Msk

#define	GPIO_ODR_OD11_Pos (11U)

#define	GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos)

#define	GPIO_ODR_OD11 GPIO_ODR_OD11_Msk

#define	GPIO_ODR_OD12_Pos (12U)

#define	GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos)

#define	GPIO_ODR_OD12 GPIO_ODR_OD12_Msk

#define	GPIO_ODR_OD13_Pos (13U)

#define	GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos)

#define	GPIO_ODR_OD13 GPIO_ODR_OD13_Msk

#define	GPIO_ODR_OD14_Pos (14U)

#define	GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos)

#define	GPIO_ODR_OD14 GPIO_ODR_OD14_Msk

#define	GPIO_ODR_OD15_Pos (15U)

#define	GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos)

#define	GPIO_ODR_OD15 GPIO_ODR_OD15_Msk

#define	GPIO_ODR_ODR_0 GPIO_ODR_OD0

#define	GPIO_ODR_ODR_1 GPIO_ODR_OD1

#define	GPIO_ODR_ODR_2 GPIO_ODR_OD2

#define	GPIO_ODR_ODR_3 GPIO_ODR_OD3

#define	GPIO_ODR_ODR_4 GPIO_ODR_OD4

#define	GPIO_ODR_ODR_5 GPIO_ODR_OD5

#define	GPIO_ODR_ODR_6 GPIO_ODR_OD6

#define	GPIO_ODR_ODR_7 GPIO_ODR_OD7

#define	GPIO_ODR_ODR_8 GPIO_ODR_OD8

#define	GPIO_ODR_ODR_9 GPIO_ODR_OD9

#define	GPIO_ODR_ODR_10 GPIO_ODR_OD10

#define	GPIO_ODR_ODR_11 GPIO_ODR_OD11

#define	GPIO_ODR_ODR_12 GPIO_ODR_OD12

#define	GPIO_ODR_ODR_13 GPIO_ODR_OD13

#define	GPIO_ODR_ODR_14 GPIO_ODR_OD14

#define	GPIO_ODR_ODR_15 GPIO_ODR_OD15

#define	GPIO_OTYPER_ODR_0 GPIO_ODR_OD0

#define	GPIO_OTYPER_ODR_1 GPIO_ODR_OD1

#define	GPIO_OTYPER_ODR_2 GPIO_ODR_OD2

#define	GPIO_OTYPER_ODR_3 GPIO_ODR_OD3

#define	GPIO_OTYPER_ODR_4 GPIO_ODR_OD4

#define	GPIO_OTYPER_ODR_5 GPIO_ODR_OD5

#define	GPIO_OTYPER_ODR_6 GPIO_ODR_OD6

#define	GPIO_OTYPER_ODR_7 GPIO_ODR_OD7

#define	GPIO_OTYPER_ODR_8 GPIO_ODR_OD8

#define	GPIO_OTYPER_ODR_9 GPIO_ODR_OD9

#define	GPIO_OTYPER_ODR_10 GPIO_ODR_OD10

#define	GPIO_OTYPER_ODR_11 GPIO_ODR_OD11

#define	GPIO_OTYPER_ODR_12 GPIO_ODR_OD12

#define	GPIO_OTYPER_ODR_13 GPIO_ODR_OD13

#define	GPIO_OTYPER_ODR_14 GPIO_ODR_OD14

#define	GPIO_OTYPER_ODR_15 GPIO_ODR_OD15

#define	GPIO_BSRR_BS0_Pos (0U)

#define	GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos)

#define	GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk

#define	GPIO_BSRR_BS1_Pos (1U)

#define	GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos)

#define	GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk

#define	GPIO_BSRR_BS2_Pos (2U)

#define	GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos)

#define	GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk

#define	GPIO_BSRR_BS3_Pos (3U)

#define	GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos)

#define	GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk

#define	GPIO_BSRR_BS4_Pos (4U)

#define	GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos)

#define	GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk

#define	GPIO_BSRR_BS5_Pos (5U)

#define	GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos)

#define	GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk

#define	GPIO_BSRR_BS6_Pos (6U)

#define	GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos)

#define	GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk

#define	GPIO_BSRR_BS7_Pos (7U)

#define	GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos)

#define	GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk

#define	GPIO_BSRR_BS8_Pos (8U)

#define	GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos)

#define	GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk

#define	GPIO_BSRR_BS9_Pos (9U)

#define	GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos)

#define	GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk

#define	GPIO_BSRR_BS10_Pos (10U)

#define	GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos)

#define	GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk

#define	GPIO_BSRR_BS11_Pos (11U)

#define	GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos)

#define	GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk

#define	GPIO_BSRR_BS12_Pos (12U)

#define	GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos)

#define	GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk

#define	GPIO_BSRR_BS13_Pos (13U)

#define	GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos)

#define	GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk

#define	GPIO_BSRR_BS14_Pos (14U)

#define	GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos)

#define	GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk

#define	GPIO_BSRR_BS15_Pos (15U)

#define	GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos)

#define	GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk

#define	GPIO_BSRR_BR0_Pos (16U)

#define	GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos)

#define	GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk

#define	GPIO_BSRR_BR1_Pos (17U)

#define	GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos)

#define	GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk

#define	GPIO_BSRR_BR2_Pos (18U)

#define	GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos)

#define	GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk

#define	GPIO_BSRR_BR3_Pos (19U)

#define	GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos)

#define	GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk

#define	GPIO_BSRR_BR4_Pos (20U)

#define	GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos)

#define	GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk

#define	GPIO_BSRR_BR5_Pos (21U)

#define	GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos)

#define	GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk

#define	GPIO_BSRR_BR6_Pos (22U)

#define	GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos)

#define	GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk

#define	GPIO_BSRR_BR7_Pos (23U)

#define	GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos)

#define	GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk

#define	GPIO_BSRR_BR8_Pos (24U)

#define	GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos)

#define	GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk

#define	GPIO_BSRR_BR9_Pos (25U)

#define	GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos)

#define	GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk

#define	GPIO_BSRR_BR10_Pos (26U)

#define	GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos)

#define	GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk

#define	GPIO_BSRR_BR11_Pos (27U)

#define	GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos)

#define	GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk

#define	GPIO_BSRR_BR12_Pos (28U)

#define	GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos)

#define	GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk

#define	GPIO_BSRR_BR13_Pos (29U)

#define	GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos)

#define	GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk

#define	GPIO_BSRR_BR14_Pos (30U)

#define	GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos)

#define	GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk

#define	GPIO_BSRR_BR15_Pos (31U)

#define	GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos)

#define	GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk

#define	GPIO_BSRR_BS_0 GPIO_BSRR_BS0

#define	GPIO_BSRR_BS_1 GPIO_BSRR_BS1

#define	GPIO_BSRR_BS_2 GPIO_BSRR_BS2

#define	GPIO_BSRR_BS_3 GPIO_BSRR_BS3

#define	GPIO_BSRR_BS_4 GPIO_BSRR_BS4

#define	GPIO_BSRR_BS_5 GPIO_BSRR_BS5

#define	GPIO_BSRR_BS_6 GPIO_BSRR_BS6

#define	GPIO_BSRR_BS_7 GPIO_BSRR_BS7

#define	GPIO_BSRR_BS_8 GPIO_BSRR_BS8

#define	GPIO_BSRR_BS_9 GPIO_BSRR_BS9

#define	GPIO_BSRR_BS_10 GPIO_BSRR_BS10

#define	GPIO_BSRR_BS_11 GPIO_BSRR_BS11

#define	GPIO_BSRR_BS_12 GPIO_BSRR_BS12

#define	GPIO_BSRR_BS_13 GPIO_BSRR_BS13

#define	GPIO_BSRR_BS_14 GPIO_BSRR_BS14

#define	GPIO_BSRR_BS_15 GPIO_BSRR_BS15

#define	GPIO_BSRR_BR_0 GPIO_BSRR_BR0

#define	GPIO_BSRR_BR_1 GPIO_BSRR_BR1

#define	GPIO_BSRR_BR_2 GPIO_BSRR_BR2

#define	GPIO_BSRR_BR_3 GPIO_BSRR_BR3

#define	GPIO_BSRR_BR_4 GPIO_BSRR_BR4

#define	GPIO_BSRR_BR_5 GPIO_BSRR_BR5

#define	GPIO_BSRR_BR_6 GPIO_BSRR_BR6

#define	GPIO_BSRR_BR_7 GPIO_BSRR_BR7

#define	GPIO_BSRR_BR_8 GPIO_BSRR_BR8

#define	GPIO_BSRR_BR_9 GPIO_BSRR_BR9

#define	GPIO_BSRR_BR_10 GPIO_BSRR_BR10

#define	GPIO_BSRR_BR_11 GPIO_BSRR_BR11

#define	GPIO_BSRR_BR_12 GPIO_BSRR_BR12

#define	GPIO_BSRR_BR_13 GPIO_BSRR_BR13

#define	GPIO_BSRR_BR_14 GPIO_BSRR_BR14

#define	GPIO_BSRR_BR_15 GPIO_BSRR_BR15

#define	GPIO_LCKR_LCK0_Pos (0U)

#define	GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos)

#define	GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk

#define	GPIO_LCKR_LCK1_Pos (1U)

#define	GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos)

#define	GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk

#define	GPIO_LCKR_LCK2_Pos (2U)

#define	GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos)

#define	GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk

#define	GPIO_LCKR_LCK3_Pos (3U)

#define	GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos)

#define	GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk

#define	GPIO_LCKR_LCK4_Pos (4U)

#define	GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos)

#define	GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk

#define	GPIO_LCKR_LCK5_Pos (5U)

#define	GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos)

#define	GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk

#define	GPIO_LCKR_LCK6_Pos (6U)

#define	GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos)

#define	GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk

#define	GPIO_LCKR_LCK7_Pos (7U)

#define	GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos)

#define	GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk

#define	GPIO_LCKR_LCK8_Pos (8U)

#define	GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos)

#define	GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk

#define	GPIO_LCKR_LCK9_Pos (9U)

#define	GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos)

#define	GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk

#define	GPIO_LCKR_LCK10_Pos (10U)

#define	GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos)

#define	GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk

#define	GPIO_LCKR_LCK11_Pos (11U)

#define	GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos)

#define	GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk

#define	GPIO_LCKR_LCK12_Pos (12U)

#define	GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos)

#define	GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk

#define	GPIO_LCKR_LCK13_Pos (13U)

#define	GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos)

#define	GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk

#define	GPIO_LCKR_LCK14_Pos (14U)

#define	GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos)

#define	GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk

#define	GPIO_LCKR_LCK15_Pos (15U)

#define	GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos)

#define	GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk

#define	GPIO_LCKR_LCKK_Pos (16U)

#define	GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos)

#define	GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk

#define	GPIO_AFRL_AFSEL0_Pos (0U)

#define	GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos)

#define	GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk

#define	GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos)

#define	GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos)

#define	GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos)

#define	GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos)

#define	GPIO_AFRL_AFSEL1_Pos (4U)

#define	GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos)

#define	GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk

#define	GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos)

#define	GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos)

#define	GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos)

#define	GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos)

#define	GPIO_AFRL_AFSEL2_Pos (8U)

#define	GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos)

#define	GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk

#define	GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos)

#define	GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos)

#define	GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos)

#define	GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos)

#define	GPIO_AFRL_AFSEL3_Pos (12U)

#define	GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos)

#define	GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk

#define	GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos)

#define	GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos)

#define	GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos)

#define	GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos)

#define	GPIO_AFRL_AFSEL4_Pos (16U)

#define	GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos)

#define	GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk

#define	GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos)

#define	GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos)

#define	GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos)

#define	GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos)

#define	GPIO_AFRL_AFSEL5_Pos (20U)

#define	GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos)

#define	GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk

#define	GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos)

#define	GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos)

#define	GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos)

#define	GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos)

#define	GPIO_AFRL_AFSEL6_Pos (24U)

#define	GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos)

#define	GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk

#define	GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos)

#define	GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos)

#define	GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos)

#define	GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos)

#define	GPIO_AFRL_AFSEL7_Pos (28U)

#define	GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos)

#define	GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk

#define	GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos)

#define	GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos)

#define	GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos)

#define	GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos)

#define	GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0

#define	GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1

#define	GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2

#define	GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3

#define	GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4

#define	GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5

#define	GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6

#define	GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7

#define	GPIO_AFRH_AFSEL8_Pos (0U)

#define	GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos)

#define	GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk

#define	GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos)

#define	GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos)

#define	GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos)

#define	GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos)

#define	GPIO_AFRH_AFSEL9_Pos (4U)

#define	GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos)

#define	GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk

#define	GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos)

#define	GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos)

#define	GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos)

#define	GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos)

#define	GPIO_AFRH_AFSEL10_Pos (8U)

#define	GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos)

#define	GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk

#define	GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos)

#define	GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos)

#define	GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos)

#define	GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos)

#define	GPIO_AFRH_AFSEL11_Pos (12U)

#define	GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos)

#define	GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk

#define	GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos)

#define	GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos)

#define	GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos)

#define	GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos)

#define	GPIO_AFRH_AFSEL12_Pos (16U)

#define	GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos)

#define	GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk

#define	GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos)

#define	GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos)

#define	GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos)

#define	GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos)

#define	GPIO_AFRH_AFSEL13_Pos (20U)

#define	GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos)

#define	GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk

#define	GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos)

#define	GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos)

#define	GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos)

#define	GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos)

#define	GPIO_AFRH_AFSEL14_Pos (24U)

#define	GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos)

#define	GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk

#define	GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos)

#define	GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos)

#define	GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos)

#define	GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos)

#define	GPIO_AFRH_AFSEL15_Pos (28U)

#define	GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos)

#define	GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk

#define	GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos)

#define	GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos)

#define	GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos)

#define	GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos)

#define	GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8

#define	GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9

#define	GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10

#define	GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11

#define	GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12

#define	GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13

#define	GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14

#define	GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15

#define	GPIO_BRR_BR0_Pos (0U)

#define	GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos)

#define	GPIO_BRR_BR0 GPIO_BRR_BR0_Msk

#define	GPIO_BRR_BR1_Pos (1U)

#define	GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos)

#define	GPIO_BRR_BR1 GPIO_BRR_BR1_Msk

#define	GPIO_BRR_BR2_Pos (2U)

#define	GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos)

#define	GPIO_BRR_BR2 GPIO_BRR_BR2_Msk

#define	GPIO_BRR_BR3_Pos (3U)

#define	GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos)

#define	GPIO_BRR_BR3 GPIO_BRR_BR3_Msk

#define	GPIO_BRR_BR4_Pos (4U)

#define	GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos)

#define	GPIO_BRR_BR4 GPIO_BRR_BR4_Msk

#define	GPIO_BRR_BR5_Pos (5U)

#define	GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos)

#define	GPIO_BRR_BR5 GPIO_BRR_BR5_Msk

#define	GPIO_BRR_BR6_Pos (6U)

#define	GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos)

#define	GPIO_BRR_BR6 GPIO_BRR_BR6_Msk

#define	GPIO_BRR_BR7_Pos (7U)

#define	GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos)

#define	GPIO_BRR_BR7 GPIO_BRR_BR7_Msk

#define	GPIO_BRR_BR8_Pos (8U)

#define	GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos)

#define	GPIO_BRR_BR8 GPIO_BRR_BR8_Msk

#define	GPIO_BRR_BR9_Pos (9U)

#define	GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos)

#define	GPIO_BRR_BR9 GPIO_BRR_BR9_Msk

#define	GPIO_BRR_BR10_Pos (10U)

#define	GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos)

#define	GPIO_BRR_BR10 GPIO_BRR_BR10_Msk

#define	GPIO_BRR_BR11_Pos (11U)

#define	GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos)

#define	GPIO_BRR_BR11 GPIO_BRR_BR11_Msk

#define	GPIO_BRR_BR12_Pos (12U)

#define	GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos)

#define	GPIO_BRR_BR12 GPIO_BRR_BR12_Msk

#define	GPIO_BRR_BR13_Pos (13U)

#define	GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos)

#define	GPIO_BRR_BR13 GPIO_BRR_BR13_Msk

#define	GPIO_BRR_BR14_Pos (14U)

#define	GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos)

#define	GPIO_BRR_BR14 GPIO_BRR_BR14_Msk

#define	GPIO_BRR_BR15_Pos (15U)

#define	GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos)

#define	GPIO_BRR_BR15 GPIO_BRR_BR15_Msk

#define	GPIO_BRR_BR_0 GPIO_BRR_BR0

#define	GPIO_BRR_BR_1 GPIO_BRR_BR1

#define	GPIO_BRR_BR_2 GPIO_BRR_BR2

#define	GPIO_BRR_BR_3 GPIO_BRR_BR3

#define	GPIO_BRR_BR_4 GPIO_BRR_BR4

#define	GPIO_BRR_BR_5 GPIO_BRR_BR5

#define	GPIO_BRR_BR_6 GPIO_BRR_BR6

#define	GPIO_BRR_BR_7 GPIO_BRR_BR7

#define	GPIO_BRR_BR_8 GPIO_BRR_BR8

#define	GPIO_BRR_BR_9 GPIO_BRR_BR9

#define	GPIO_BRR_BR_10 GPIO_BRR_BR10

#define	GPIO_BRR_BR_11 GPIO_BRR_BR11

#define	GPIO_BRR_BR_12 GPIO_BRR_BR12

#define	GPIO_BRR_BR_13 GPIO_BRR_BR13

#define	GPIO_BRR_BR_14 GPIO_BRR_BR14

#define	GPIO_BRR_BR_15 GPIO_BRR_BR15

#define	HRTIM_MCR_CK_PSC_Pos (0U)

#define	HRTIM_MCR_CK_PSC_Msk (0x7UL << HRTIM_MCR_CK_PSC_Pos)

#define	HRTIM_MCR_CK_PSC HRTIM_MCR_CK_PSC_Msk

#define	HRTIM_MCR_CK_PSC_0 (0x1UL << HRTIM_MCR_CK_PSC_Pos)

#define	HRTIM_MCR_CK_PSC_1 (0x2UL << HRTIM_MCR_CK_PSC_Pos)

#define	HRTIM_MCR_CK_PSC_2 (0x4UL << HRTIM_MCR_CK_PSC_Pos)

#define	HRTIM_MCR_CONT_Pos (3U)

#define	HRTIM_MCR_CONT_Msk (0x1UL << HRTIM_MCR_CONT_Pos)

#define	HRTIM_MCR_CONT HRTIM_MCR_CONT_Msk

#define	HRTIM_MCR_RETRIG_Pos (4U)

#define	HRTIM_MCR_RETRIG_Msk (0x1UL << HRTIM_MCR_RETRIG_Pos)

#define	HRTIM_MCR_RETRIG HRTIM_MCR_RETRIG_Msk

#define	HRTIM_MCR_HALF_Pos (5U)

#define	HRTIM_MCR_HALF_Msk (0x1UL << HRTIM_MCR_HALF_Pos)

#define	HRTIM_MCR_HALF HRTIM_MCR_HALF_Msk

#define	HRTIM_MCR_INTLVD_Pos (6U)

#define	HRTIM_MCR_INTLVD_Msk (0x3UL << HRTIM_MCR_INTLVD_Pos)

#define	HRTIM_MCR_INTLVD HRTIM_MCR_INTLVD_Msk

#define	HRTIM_MCR_INTLVD_0 (0x1UL << HRTIM_MCR_INTLVD_Pos)

#define	HRTIM_MCR_INTLVD_1 (0x2UL << HRTIM_MCR_INTLVD_Pos)

#define	HRTIM_MCR_SYNC_IN_Pos (8U)

#define	HRTIM_MCR_SYNC_IN_Msk (0x3UL << HRTIM_MCR_SYNC_IN_Pos)

#define	HRTIM_MCR_SYNC_IN HRTIM_MCR_SYNC_IN_Msk

#define	HRTIM_MCR_SYNC_IN_0 (0x1UL << HRTIM_MCR_SYNC_IN_Pos)

#define	HRTIM_MCR_SYNC_IN_1 (0x2UL << HRTIM_MCR_SYNC_IN_Pos)

#define	HRTIM_MCR_SYNCRSTM_Pos (10U)

#define	HRTIM_MCR_SYNCRSTM_Msk (0x1UL << HRTIM_MCR_SYNCRSTM_Pos)

#define	HRTIM_MCR_SYNCRSTM HRTIM_MCR_SYNCRSTM_Msk

#define	HRTIM_MCR_SYNCSTRTM_Pos (11U)

#define	HRTIM_MCR_SYNCSTRTM_Msk (0x1UL << HRTIM_MCR_SYNCSTRTM_Pos)

#define	HRTIM_MCR_SYNCSTRTM HRTIM_MCR_SYNCSTRTM_Msk

#define	HRTIM_MCR_SYNC_OUT_Pos (12U)

#define	HRTIM_MCR_SYNC_OUT_Msk (0x3UL << HRTIM_MCR_SYNC_OUT_Pos)

#define	HRTIM_MCR_SYNC_OUT HRTIM_MCR_SYNC_OUT_Msk

#define	HRTIM_MCR_SYNC_OUT_0 (0x1UL << HRTIM_MCR_SYNC_OUT_Pos)

#define	HRTIM_MCR_SYNC_OUT_1 (0x2UL << HRTIM_MCR_SYNC_OUT_Pos)

#define	HRTIM_MCR_SYNC_SRC_Pos (14U)

#define	HRTIM_MCR_SYNC_SRC_Msk (0x3UL << HRTIM_MCR_SYNC_SRC_Pos)

#define	HRTIM_MCR_SYNC_SRC HRTIM_MCR_SYNC_SRC_Msk

#define	HRTIM_MCR_SYNC_SRC_0 (0x1UL << HRTIM_MCR_SYNC_SRC_Pos)

#define	HRTIM_MCR_SYNC_SRC_1 (0x2UL << HRTIM_MCR_SYNC_SRC_Pos)

#define	HRTIM_MCR_MCEN_Pos (16U)

#define	HRTIM_MCR_MCEN_Msk (0x1UL << HRTIM_MCR_MCEN_Pos)

#define	HRTIM_MCR_MCEN HRTIM_MCR_MCEN_Msk

#define	HRTIM_MCR_TACEN_Pos (17U)

#define	HRTIM_MCR_TACEN_Msk (0x1UL << HRTIM_MCR_TACEN_Pos)

#define	HRTIM_MCR_TACEN HRTIM_MCR_TACEN_Msk

#define	HRTIM_MCR_TBCEN_Pos (18U)

#define	HRTIM_MCR_TBCEN_Msk (0x1UL << HRTIM_MCR_TBCEN_Pos)

#define	HRTIM_MCR_TBCEN HRTIM_MCR_TBCEN_Msk

#define	HRTIM_MCR_TCCEN_Pos (19U)

#define	HRTIM_MCR_TCCEN_Msk (0x1UL << HRTIM_MCR_TCCEN_Pos)

#define	HRTIM_MCR_TCCEN HRTIM_MCR_TCCEN_Msk

#define	HRTIM_MCR_TDCEN_Pos (20U)

#define	HRTIM_MCR_TDCEN_Msk (0x1UL << HRTIM_MCR_TDCEN_Pos)

#define	HRTIM_MCR_TDCEN HRTIM_MCR_TDCEN_Msk

#define	HRTIM_MCR_TECEN_Pos (21U)

#define	HRTIM_MCR_TECEN_Msk (0x1UL << HRTIM_MCR_TECEN_Pos)

#define	HRTIM_MCR_TECEN HRTIM_MCR_TECEN_Msk

#define	HRTIM_MCR_TFCEN_Pos (22U)

#define	HRTIM_MCR_TFCEN_Msk (0x1UL << HRTIM_MCR_TFCEN_Pos)

#define	HRTIM_MCR_TFCEN HRTIM_MCR_TFCEN_Msk

#define	HRTIM_MCR_DACSYNC_Pos (25U)

#define	HRTIM_MCR_DACSYNC_Msk (0x3UL << HRTIM_MCR_DACSYNC_Pos)

#define	HRTIM_MCR_DACSYNC HRTIM_MCR_DACSYNC_Msk

#define	HRTIM_MCR_DACSYNC_0 (0x1UL << HRTIM_MCR_DACSYNC_Pos)

#define	HRTIM_MCR_DACSYNC_1 (0x2UL << HRTIM_MCR_DACSYNC_Pos)

#define	HRTIM_MCR_PREEN_Pos (27U)

#define	HRTIM_MCR_PREEN_Msk (0x1UL << HRTIM_MCR_PREEN_Pos)

#define	HRTIM_MCR_PREEN HRTIM_MCR_PREEN_Msk

#define	HRTIM_MCR_MREPU_Pos (29U)

#define	HRTIM_MCR_MREPU_Msk (0x1UL << HRTIM_MCR_MREPU_Pos)

#define	HRTIM_MCR_MREPU HRTIM_MCR_MREPU_Msk

#define	HRTIM_MCR_BRSTDMA_Pos (30U)

#define	HRTIM_MCR_BRSTDMA_Msk (0x3UL << HRTIM_MCR_BRSTDMA_Pos)

#define	HRTIM_MCR_BRSTDMA HRTIM_MCR_BRSTDMA_Msk

#define	HRTIM_MCR_BRSTDMA_0 (0x1UL << HRTIM_MCR_BRSTDMA_Pos)

#define	HRTIM_MCR_BRSTDMA_1 (0x2UL << HRTIM_MCR_BRSTDMA_Pos)

#define	HRTIM_MISR_MCMP1_Pos (0U)

#define	HRTIM_MISR_MCMP1_Msk (0x1UL << HRTIM_MISR_MCMP1_Pos)

#define	HRTIM_MISR_MCMP1 HRTIM_MISR_MCMP1_Msk

#define	HRTIM_MISR_MCMP2_Pos (1U)

#define	HRTIM_MISR_MCMP2_Msk (0x1UL << HRTIM_MISR_MCMP2_Pos)

#define	HRTIM_MISR_MCMP2 HRTIM_MISR_MCMP2_Msk

#define	HRTIM_MISR_MCMP3_Pos (2U)

#define	HRTIM_MISR_MCMP3_Msk (0x1UL << HRTIM_MISR_MCMP3_Pos)

#define	HRTIM_MISR_MCMP3 HRTIM_MISR_MCMP3_Msk

#define	HRTIM_MISR_MCMP4_Pos (3U)

#define	HRTIM_MISR_MCMP4_Msk (0x1UL << HRTIM_MISR_MCMP4_Pos)

#define	HRTIM_MISR_MCMP4 HRTIM_MISR_MCMP4_Msk

#define	HRTIM_MISR_MREP_Pos (4U)

#define	HRTIM_MISR_MREP_Msk (0x1UL << HRTIM_MISR_MREP_Pos)

#define	HRTIM_MISR_MREP HRTIM_MISR_MREP_Msk

#define	HRTIM_MISR_SYNC_Pos (5U)

#define	HRTIM_MISR_SYNC_Msk (0x1UL << HRTIM_MISR_SYNC_Pos)

#define	HRTIM_MISR_SYNC HRTIM_MISR_SYNC_Msk

#define	HRTIM_MISR_MUPD_Pos (6U)

#define	HRTIM_MISR_MUPD_Msk (0x1UL << HRTIM_MISR_MUPD_Pos)

#define	HRTIM_MISR_MUPD HRTIM_MISR_MUPD_Msk

#define	HRTIM_MICR_MCMP1_Pos (0U)

#define	HRTIM_MICR_MCMP1_Msk (0x1UL << HRTIM_MICR_MCMP1_Pos)

#define	HRTIM_MICR_MCMP1 HRTIM_MICR_MCMP1_Msk

#define	HRTIM_MICR_MCMP2_Pos (1U)

#define	HRTIM_MICR_MCMP2_Msk (0x1UL << HRTIM_MICR_MCMP2_Pos)

#define	HRTIM_MICR_MCMP2 HRTIM_MICR_MCMP2_Msk

#define	HRTIM_MICR_MCMP3_Pos (2U)

#define	HRTIM_MICR_MCMP3_Msk (0x1UL << HRTIM_MICR_MCMP3_Pos)

#define	HRTIM_MICR_MCMP3 HRTIM_MICR_MCMP3_Msk

#define	HRTIM_MICR_MCMP4_Pos (3U)

#define	HRTIM_MICR_MCMP4_Msk (0x1UL << HRTIM_MICR_MCMP4_Pos)

#define	HRTIM_MICR_MCMP4 HRTIM_MICR_MCMP4_Msk

#define	HRTIM_MICR_MREP_Pos (4U)

#define	HRTIM_MICR_MREP_Msk (0x1UL << HRTIM_MICR_MREP_Pos)

#define	HRTIM_MICR_MREP HRTIM_MICR_MREP_Msk

#define	HRTIM_MICR_SYNC_Pos (5U)

#define	HRTIM_MICR_SYNC_Msk (0x1UL << HRTIM_MICR_SYNC_Pos)

#define	HRTIM_MICR_SYNC HRTIM_MICR_SYNC_Msk

#define	HRTIM_MICR_MUPD_Pos (6U)

#define	HRTIM_MICR_MUPD_Msk (0x1UL << HRTIM_MICR_MUPD_Pos)

#define	HRTIM_MICR_MUPD HRTIM_MICR_MUPD_Msk

#define	HRTIM_MDIER_MCMP1IE_Pos (0U)

#define	HRTIM_MDIER_MCMP1IE_Msk (0x1UL << HRTIM_MDIER_MCMP1IE_Pos)

#define	HRTIM_MDIER_MCMP1IE HRTIM_MDIER_MCMP1IE_Msk

#define	HRTIM_MDIER_MCMP2IE_Pos (1U)

#define	HRTIM_MDIER_MCMP2IE_Msk (0x1UL << HRTIM_MDIER_MCMP2IE_Pos)

#define	HRTIM_MDIER_MCMP2IE HRTIM_MDIER_MCMP2IE_Msk

#define	HRTIM_MDIER_MCMP3IE_Pos (2U)

#define	HRTIM_MDIER_MCMP3IE_Msk (0x1UL << HRTIM_MDIER_MCMP3IE_Pos)

#define	HRTIM_MDIER_MCMP3IE HRTIM_MDIER_MCMP3IE_Msk

#define	HRTIM_MDIER_MCMP4IE_Pos (3U)

#define	HRTIM_MDIER_MCMP4IE_Msk (0x1UL << HRTIM_MDIER_MCMP4IE_Pos)

#define	HRTIM_MDIER_MCMP4IE HRTIM_MDIER_MCMP4IE_Msk

#define	HRTIM_MDIER_MREPIE_Pos (4U)

#define	HRTIM_MDIER_MREPIE_Msk (0x1UL << HRTIM_MDIER_MREPIE_Pos)

#define	HRTIM_MDIER_MREPIE HRTIM_MDIER_MREPIE_Msk

#define	HRTIM_MDIER_SYNCIE_Pos (5U)

#define	HRTIM_MDIER_SYNCIE_Msk (0x1UL << HRTIM_MDIER_SYNCIE_Pos)

#define	HRTIM_MDIER_SYNCIE HRTIM_MDIER_SYNCIE_Msk

#define	HRTIM_MDIER_MUPDIE_Pos (6U)

#define	HRTIM_MDIER_MUPDIE_Msk (0x1UL << HRTIM_MDIER_MUPDIE_Pos)

#define	HRTIM_MDIER_MUPDIE HRTIM_MDIER_MUPDIE_Msk

#define	HRTIM_MDIER_MCMP1DE_Pos (16U)

#define	HRTIM_MDIER_MCMP1DE_Msk (0x1UL << HRTIM_MDIER_MCMP1DE_Pos)

#define	HRTIM_MDIER_MCMP1DE HRTIM_MDIER_MCMP1DE_Msk

#define	HRTIM_MDIER_MCMP2DE_Pos (17U)

#define	HRTIM_MDIER_MCMP2DE_Msk (0x1UL << HRTIM_MDIER_MCMP2DE_Pos)

#define	HRTIM_MDIER_MCMP2DE HRTIM_MDIER_MCMP2DE_Msk

#define	HRTIM_MDIER_MCMP3DE_Pos (18U)

#define	HRTIM_MDIER_MCMP3DE_Msk (0x1UL << HRTIM_MDIER_MCMP3DE_Pos)

#define	HRTIM_MDIER_MCMP3DE HRTIM_MDIER_MCMP3DE_Msk

#define	HRTIM_MDIER_MCMP4DE_Pos (19U)

#define	HRTIM_MDIER_MCMP4DE_Msk (0x1UL << HRTIM_MDIER_MCMP4DE_Pos)

#define	HRTIM_MDIER_MCMP4DE HRTIM_MDIER_MCMP4DE_Msk

#define	HRTIM_MDIER_MREPDE_Pos (20U)

#define	HRTIM_MDIER_MREPDE_Msk (0x1UL << HRTIM_MDIER_MREPDE_Pos)

#define	HRTIM_MDIER_MREPDE HRTIM_MDIER_MREPDE_Msk

#define	HRTIM_MDIER_SYNCDE_Pos (21U)

#define	HRTIM_MDIER_SYNCDE_Msk (0x1UL << HRTIM_MDIER_SYNCDE_Pos)

#define	HRTIM_MDIER_SYNCDE HRTIM_MDIER_SYNCDE_Msk

#define	HRTIM_MDIER_MUPDDE_Pos (22U)

#define	HRTIM_MDIER_MUPDDE_Msk (0x1UL << HRTIM_MDIER_MUPDDE_Pos)

#define	HRTIM_MDIER_MUPDDE HRTIM_MDIER_MUPDDE_Msk

#define	HRTIM_MCNTR_MCNTR_Pos (0U)

#define	HRTIM_MCNTR_MCNTR_Msk (0x0000FFFFUL << HRTIM_MCNTR_MCNTR_Pos)

#define	HRTIM_MCNTR_MCNTR HRTIM_MCNTR_MCNTR_Msk

#define	HRTIM_MPER_MPER_Pos (0U)

#define	HRTIM_MPER_MPER_Msk (0x0000FFFFUL << HRTIM_MPER_MPER_Pos)

#define	HRTIM_MPER_MPER HRTIM_MPER_MPER_Msk

#define	HRTIM_MREP_MREP_Pos (0U)

#define	HRTIM_MREP_MREP_Msk (0x000000FFUL << HRTIM_MREP_MREP_Pos)

#define	HRTIM_MREP_MREP HRTIM_MREP_MREP_Msk

#define	HRTIM_MCMP1R_MCMP1R_Pos (0U)

#define	HRTIM_MCMP1R_MCMP1R_Msk (0x0000FFFFUL << HRTIM_MCMP1R_MCMP1R_Pos)

#define	HRTIM_MCMP1R_MCMP1R HRTIM_MCMP1R_MCMP1R_Msk

#define	HRTIM_MCMP2R_MCMP2R_Pos (0U)

#define	HRTIM_MCMP2R_MCMP2R_Msk (0x0000FFFFUL << HRTIM_MCMP2R_MCMP2R_Pos)

#define	HRTIM_MCMP2R_MCMP2R HRTIM_MCMP2R_MCMP2R_Msk

#define	HRTIM_MCMP3R_MCMP3R_Pos (0U)

#define	HRTIM_MCMP3R_MCMP3R_Msk (0x0000FFFFUL << HRTIM_MCMP3R_MCMP3R_Pos)

#define	HRTIM_MCMP3R_MCMP3R HRTIM_MCMP3R_MCMP3R_Msk

#define	HRTIM_MCMP4R_MCMP4R_Pos (0U)

#define	HRTIM_MCMP4R_MCMP4R_Msk (0x0000FFFFUL << HRTIM_MCMP4R_MCMP4R_Pos)

#define	HRTIM_MCMP4R_MCMP4R HRTIM_MCMP4R_MCMP4R_Msk

#define	HRTIM_MCMP1R_MCMP2R HRTIM_MCMP2R_MCMP2R

#define	HRTIM_MCMP1R_MCMP3R HRTIM_MCMP3R_MCMP3R

#define	HRTIM_MCMP1R_MCMP4R HRTIM_MCMP4R_MCMP4R

#define	HRTIM_TIMCR_CK_PSC_Pos (0U)

#define	HRTIM_TIMCR_CK_PSC_Msk (0x7UL << HRTIM_TIMCR_CK_PSC_Pos)

#define	HRTIM_TIMCR_CK_PSC HRTIM_TIMCR_CK_PSC_Msk

#define	HRTIM_TIMCR_CK_PSC_0 (0x1UL << HRTIM_TIMCR_CK_PSC_Pos)

#define	HRTIM_TIMCR_CK_PSC_1 (0x2UL << HRTIM_TIMCR_CK_PSC_Pos)

#define	HRTIM_TIMCR_CK_PSC_2 (0x4UL << HRTIM_TIMCR_CK_PSC_Pos)

#define	HRTIM_TIMCR_CONT_Pos (3U)

#define	HRTIM_TIMCR_CONT_Msk (0x1UL << HRTIM_TIMCR_CONT_Pos)

#define	HRTIM_TIMCR_CONT HRTIM_TIMCR_CONT_Msk

#define	HRTIM_TIMCR_RETRIG_Pos (4U)

#define	HRTIM_TIMCR_RETRIG_Msk (0x1UL << HRTIM_TIMCR_RETRIG_Pos)

#define	HRTIM_TIMCR_RETRIG HRTIM_TIMCR_RETRIG_Msk

#define	HRTIM_TIMCR_HALF_Pos (5U)

#define	HRTIM_TIMCR_HALF_Msk (0x1UL << HRTIM_TIMCR_HALF_Pos)

#define	HRTIM_TIMCR_HALF HRTIM_TIMCR_HALF_Msk

#define	HRTIM_TIMCR_PSHPLL_Pos (6U)

#define	HRTIM_TIMCR_PSHPLL_Msk (0x1UL << HRTIM_TIMCR_PSHPLL_Pos)

#define	HRTIM_TIMCR_PSHPLL HRTIM_TIMCR_PSHPLL_Msk

#define	HRTIM_TIMCR_INTLVD_Pos (7U)

#define	HRTIM_TIMCR_INTLVD_Msk (0x3UL << HRTIM_TIMCR_INTLVD_Pos)

#define	HRTIM_TIMCR_INTLVD HRTIM_TIMCR_INTLVD_Msk

#define	HRTIM_TIMCR_INTLVD_0 (0x1UL << HRTIM_TIMCR_INTLVD_Pos)

#define	HRTIM_TIMCR_INTLVD_1 (0x2UL << HRTIM_TIMCR_INTLVD_Pos)

#define	HRTIM_TIMCR_RSYNCU_Pos (9U)

#define	HRTIM_TIMCR_RSYNCU_Msk (0x1UL << HRTIM_TIMCR_RSYNCU_Pos)

#define	HRTIM_TIMCR_RSYNCU HRTIM_TIMCR_RSYNCU_Msk

#define	HRTIM_TIMCR_SYNCRST_Pos (10U)

#define	HRTIM_TIMCR_SYNCRST_Msk (0x1UL << HRTIM_TIMCR_SYNCRST_Pos)

#define	HRTIM_TIMCR_SYNCRST HRTIM_TIMCR_SYNCRST_Msk

#define	HRTIM_TIMCR_SYNCSTRT_Pos (11U)

#define	HRTIM_TIMCR_SYNCSTRT_Msk (0x1UL << HRTIM_TIMCR_SYNCSTRT_Pos)

#define	HRTIM_TIMCR_SYNCSTRT HRTIM_TIMCR_SYNCSTRT_Msk

#define	HRTIM_TIMCR_DELCMP2_Pos (12U)

#define	HRTIM_TIMCR_DELCMP2_Msk (0x3UL << HRTIM_TIMCR_DELCMP2_Pos)

#define	HRTIM_TIMCR_DELCMP2 HRTIM_TIMCR_DELCMP2_Msk

#define	HRTIM_TIMCR_DELCMP2_0 (0x1UL << HRTIM_TIMCR_DELCMP2_Pos)

#define	HRTIM_TIMCR_DELCMP2_1 (0x2UL << HRTIM_TIMCR_DELCMP2_Pos)

#define	HRTIM_TIMCR_DELCMP4_Pos (14U)

#define	HRTIM_TIMCR_DELCMP4_Msk (0x3UL << HRTIM_TIMCR_DELCMP4_Pos)

#define	HRTIM_TIMCR_DELCMP4 HRTIM_TIMCR_DELCMP4_Msk

#define	HRTIM_TIMCR_DELCMP4_0 (0x1UL << HRTIM_TIMCR_DELCMP4_Pos)

#define	HRTIM_TIMCR_DELCMP4_1 (0x2UL << HRTIM_TIMCR_DELCMP4_Pos)

#define	HRTIM_TIMCR_TFU_Pos (16U)

#define	HRTIM_TIMCR_TFU_Msk (0x1UL << HRTIM_TIMCR_TFU_Pos)

#define	HRTIM_TIMCR_TFU HRTIM_TIMCR_TFU_Msk

#define	HRTIM_TIMCR_TREPU_Pos (17U)

#define	HRTIM_TIMCR_TREPU_Msk (0x1UL << HRTIM_TIMCR_TREPU_Pos)

#define	HRTIM_TIMCR_TREPU HRTIM_TIMCR_TREPU_Msk

#define	HRTIM_TIMCR_TRSTU_Pos (18U)

#define	HRTIM_TIMCR_TRSTU_Msk (0x1UL << HRTIM_TIMCR_TRSTU_Pos)

#define	HRTIM_TIMCR_TRSTU HRTIM_TIMCR_TRSTU_Msk

#define	HRTIM_TIMCR_TAU_Pos (19U)

#define	HRTIM_TIMCR_TAU_Msk (0x1UL << HRTIM_TIMCR_TAU_Pos)

#define	HRTIM_TIMCR_TAU HRTIM_TIMCR_TAU_Msk

#define	HRTIM_TIMCR_TBU_Pos (20U)

#define	HRTIM_TIMCR_TBU_Msk (0x1UL << HRTIM_TIMCR_TBU_Pos)

#define	HRTIM_TIMCR_TBU HRTIM_TIMCR_TBU_Msk

#define	HRTIM_TIMCR_TCU_Pos (21U)

#define	HRTIM_TIMCR_TCU_Msk (0x1UL << HRTIM_TIMCR_TCU_Pos)

#define	HRTIM_TIMCR_TCU HRTIM_TIMCR_TCU_Msk

#define	HRTIM_TIMCR_TDU_Pos (22U)

#define	HRTIM_TIMCR_TDU_Msk (0x1UL << HRTIM_TIMCR_TDU_Pos)

#define	HRTIM_TIMCR_TDU HRTIM_TIMCR_TDU_Msk

#define	HRTIM_TIMCR_TEU_Pos (23U)

#define	HRTIM_TIMCR_TEU_Msk (0x1UL << HRTIM_TIMCR_TEU_Pos)

#define	HRTIM_TIMCR_TEU HRTIM_TIMCR_TEU_Msk

#define	HRTIM_TIMCR_MSTU_Pos (24U)

#define	HRTIM_TIMCR_MSTU_Msk (0x1UL << HRTIM_TIMCR_MSTU_Pos)

#define	HRTIM_TIMCR_MSTU HRTIM_TIMCR_MSTU_Msk

#define	HRTIM_TIMCR_DACSYNC_Pos (25U)

#define	HRTIM_TIMCR_DACSYNC_Msk (0x3UL << HRTIM_TIMCR_DACSYNC_Pos)

#define	HRTIM_TIMCR_DACSYNC HRTIM_TIMCR_DACSYNC_Msk

#define	HRTIM_TIMCR_DACSYNC_0 (0x1UL << HRTIM_TIMCR_DACSYNC_Pos)

#define	HRTIM_TIMCR_DACSYNC_1 (0x2UL << HRTIM_TIMCR_DACSYNC_Pos)

#define	HRTIM_TIMCR_PREEN_Pos (27U)

#define	HRTIM_TIMCR_PREEN_Msk (0x1UL << HRTIM_TIMCR_PREEN_Pos)

#define	HRTIM_TIMCR_PREEN HRTIM_TIMCR_PREEN_Msk

#define	HRTIM_TIMCR_UPDGAT_Pos (28U)

#define	HRTIM_TIMCR_UPDGAT_Msk (0xFUL << HRTIM_TIMCR_UPDGAT_Pos)

#define	HRTIM_TIMCR_UPDGAT HRTIM_TIMCR_UPDGAT_Msk

#define	HRTIM_TIMCR_UPDGAT_0 (0x1UL << HRTIM_TIMCR_UPDGAT_Pos)

#define	HRTIM_TIMCR_UPDGAT_1 (0x2UL << HRTIM_TIMCR_UPDGAT_Pos)

#define	HRTIM_TIMCR_UPDGAT_2 (0x4UL << HRTIM_TIMCR_UPDGAT_Pos)

#define	HRTIM_TIMCR_UPDGAT_3 (0x8UL << HRTIM_TIMCR_UPDGAT_Pos)

#define	HRTIM_TIMISR_CMP1_Pos (0U)

#define	HRTIM_TIMISR_CMP1_Msk (0x1UL << HRTIM_TIMISR_CMP1_Pos)

#define	HRTIM_TIMISR_CMP1 HRTIM_TIMISR_CMP1_Msk

#define	HRTIM_TIMISR_CMP2_Pos (1U)

#define	HRTIM_TIMISR_CMP2_Msk (0x1UL << HRTIM_TIMISR_CMP2_Pos)

#define	HRTIM_TIMISR_CMP2 HRTIM_TIMISR_CMP2_Msk

#define	HRTIM_TIMISR_CMP3_Pos (2U)

#define	HRTIM_TIMISR_CMP3_Msk (0x1UL << HRTIM_TIMISR_CMP3_Pos)

#define	HRTIM_TIMISR_CMP3 HRTIM_TIMISR_CMP3_Msk

#define	HRTIM_TIMISR_CMP4_Pos (3U)

#define	HRTIM_TIMISR_CMP4_Msk (0x1UL << HRTIM_TIMISR_CMP4_Pos)

#define	HRTIM_TIMISR_CMP4 HRTIM_TIMISR_CMP4_Msk

#define	HRTIM_TIMISR_REP_Pos (4U)

#define	HRTIM_TIMISR_REP_Msk (0x1UL << HRTIM_TIMISR_REP_Pos)

#define	HRTIM_TIMISR_REP HRTIM_TIMISR_REP_Msk

#define	HRTIM_TIMISR_UPD_Pos (6U)

#define	HRTIM_TIMISR_UPD_Msk (0x1UL << HRTIM_TIMISR_UPD_Pos)

#define	HRTIM_TIMISR_UPD HRTIM_TIMISR_UPD_Msk

#define	HRTIM_TIMISR_CPT1_Pos (7U)

#define	HRTIM_TIMISR_CPT1_Msk (0x1UL << HRTIM_TIMISR_CPT1_Pos)

#define	HRTIM_TIMISR_CPT1 HRTIM_TIMISR_CPT1_Msk

#define	HRTIM_TIMISR_CPT2_Pos (8U)

#define	HRTIM_TIMISR_CPT2_Msk (0x1UL << HRTIM_TIMISR_CPT2_Pos)

#define	HRTIM_TIMISR_CPT2 HRTIM_TIMISR_CPT2_Msk

#define	HRTIM_TIMISR_SET1_Pos (9U)

#define	HRTIM_TIMISR_SET1_Msk (0x1UL << HRTIM_TIMISR_SET1_Pos)

#define	HRTIM_TIMISR_SET1 HRTIM_TIMISR_SET1_Msk

#define	HRTIM_TIMISR_RST1_Pos (10U)

#define	HRTIM_TIMISR_RST1_Msk (0x1UL << HRTIM_TIMISR_RST1_Pos)

#define	HRTIM_TIMISR_RST1 HRTIM_TIMISR_RST1_Msk

#define	HRTIM_TIMISR_SET2_Pos (11U)

#define	HRTIM_TIMISR_SET2_Msk (0x1UL << HRTIM_TIMISR_SET2_Pos)

#define	HRTIM_TIMISR_SET2 HRTIM_TIMISR_SET2_Msk

#define	HRTIM_TIMISR_RST2_Pos (12U)

#define	HRTIM_TIMISR_RST2_Msk (0x1UL << HRTIM_TIMISR_RST2_Pos)

#define	HRTIM_TIMISR_RST2 HRTIM_TIMISR_RST2_Msk

#define	HRTIM_TIMISR_RST_Pos (13U)

#define	HRTIM_TIMISR_RST_Msk (0x1UL << HRTIM_TIMISR_RST_Pos)

#define	HRTIM_TIMISR_RST HRTIM_TIMISR_RST_Msk

#define	HRTIM_TIMISR_DLYPRT_Pos (14U)

#define	HRTIM_TIMISR_DLYPRT_Msk (0x1UL << HRTIM_TIMISR_DLYPRT_Pos)

#define	HRTIM_TIMISR_DLYPRT HRTIM_TIMISR_DLYPRT_Msk

#define	HRTIM_TIMISR_CPPSTAT_Pos (16U)

#define	HRTIM_TIMISR_CPPSTAT_Msk (0x1UL << HRTIM_TIMISR_CPPSTAT_Pos)

#define	HRTIM_TIMISR_CPPSTAT HRTIM_TIMISR_CPPSTAT_Msk

#define	HRTIM_TIMISR_IPPSTAT_Pos (17U)

#define	HRTIM_TIMISR_IPPSTAT_Msk (0x1UL << HRTIM_TIMISR_IPPSTAT_Pos)

#define	HRTIM_TIMISR_IPPSTAT HRTIM_TIMISR_IPPSTAT_Msk

#define	HRTIM_TIMISR_O1STAT_Pos (18U)

#define	HRTIM_TIMISR_O1STAT_Msk (0x1UL << HRTIM_TIMISR_O1STAT_Pos)

#define	HRTIM_TIMISR_O1STAT HRTIM_TIMISR_O1STAT_Msk

#define	HRTIM_TIMISR_O2STAT_Pos (19U)

#define	HRTIM_TIMISR_O2STAT_Msk (0x1UL << HRTIM_TIMISR_O2STAT_Pos)

#define	HRTIM_TIMISR_O2STAT HRTIM_TIMISR_O2STAT_Msk

#define	HRTIM_TIMISR_O1CPY_Pos (20U)

#define	HRTIM_TIMISR_O1CPY_Msk (0x1UL << HRTIM_TIMISR_O1CPY_Pos)

#define	HRTIM_TIMISR_O1CPY HRTIM_TIMISR_O1CPY_Msk

#define	HRTIM_TIMISR_O2CPY_Pos (21U)

#define	HRTIM_TIMISR_O2CPY_Msk (0x1UL << HRTIM_TIMISR_O2CPY_Pos)

#define	HRTIM_TIMISR_O2CPY HRTIM_TIMISR_O2CPY_Msk

#define	HRTIM_TIMICR_CMP1C_Pos (0U)

#define	HRTIM_TIMICR_CMP1C_Msk (0x1UL << HRTIM_TIMICR_CMP1C_Pos)

#define	HRTIM_TIMICR_CMP1C HRTIM_TIMICR_CMP1C_Msk

#define	HRTIM_TIMICR_CMP2C_Pos (1U)

#define	HRTIM_TIMICR_CMP2C_Msk (0x1UL << HRTIM_TIMICR_CMP2C_Pos)

#define	HRTIM_TIMICR_CMP2C HRTIM_TIMICR_CMP2C_Msk

#define	HRTIM_TIMICR_CMP3C_Pos (2U)

#define	HRTIM_TIMICR_CMP3C_Msk (0x1UL << HRTIM_TIMICR_CMP3C_Pos)

#define	HRTIM_TIMICR_CMP3C HRTIM_TIMICR_CMP3C_Msk

#define	HRTIM_TIMICR_CMP4C_Pos (3U)

#define	HRTIM_TIMICR_CMP4C_Msk (0x1UL << HRTIM_TIMICR_CMP4C_Pos)

#define	HRTIM_TIMICR_CMP4C HRTIM_TIMICR_CMP4C_Msk

#define	HRTIM_TIMICR_REPC_Pos (4U)

#define	HRTIM_TIMICR_REPC_Msk (0x1UL << HRTIM_TIMICR_REPC_Pos)

#define	HRTIM_TIMICR_REPC HRTIM_TIMICR_REPC_Msk

#define	HRTIM_TIMICR_UPDC_Pos (6U)

#define	HRTIM_TIMICR_UPDC_Msk (0x1UL << HRTIM_TIMICR_UPDC_Pos)

#define	HRTIM_TIMICR_UPDC HRTIM_TIMICR_UPDC_Msk

#define	HRTIM_TIMICR_CPT1C_Pos (7U)

#define	HRTIM_TIMICR_CPT1C_Msk (0x1UL << HRTIM_TIMICR_CPT1C_Pos)

#define	HRTIM_TIMICR_CPT1C HRTIM_TIMICR_CPT1C_Msk

#define	HRTIM_TIMICR_CPT2C_Pos (8U)

#define	HRTIM_TIMICR_CPT2C_Msk (0x1UL << HRTIM_TIMICR_CPT2C_Pos)

#define	HRTIM_TIMICR_CPT2C HRTIM_TIMICR_CPT2C_Msk

#define	HRTIM_TIMICR_SET1C_Pos (9U)

#define	HRTIM_TIMICR_SET1C_Msk (0x1UL << HRTIM_TIMICR_SET1C_Pos)

#define	HRTIM_TIMICR_SET1C HRTIM_TIMICR_SET1C_Msk

#define	HRTIM_TIMICR_RST1C_Pos (10U)

#define	HRTIM_TIMICR_RST1C_Msk (0x1UL << HRTIM_TIMICR_RST1C_Pos)

#define	HRTIM_TIMICR_RST1C HRTIM_TIMICR_RST1C_Msk

#define	HRTIM_TIMICR_SET2C_Pos (11U)

#define	HRTIM_TIMICR_SET2C_Msk (0x1UL << HRTIM_TIMICR_SET2C_Pos)

#define	HRTIM_TIMICR_SET2C HRTIM_TIMICR_SET2C_Msk

#define	HRTIM_TIMICR_RST2C_Pos (12U)

#define	HRTIM_TIMICR_RST2C_Msk (0x1UL << HRTIM_TIMICR_RST2C_Pos)

#define	HRTIM_TIMICR_RST2C HRTIM_TIMICR_RST2C_Msk

#define	HRTIM_TIMICR_RSTC_Pos (13U)

#define	HRTIM_TIMICR_RSTC_Msk (0x1UL << HRTIM_TIMICR_RSTC_Pos)

#define	HRTIM_TIMICR_RSTC HRTIM_TIMICR_RSTC_Msk

#define	HRTIM_TIMICR_DLYPRTC_Pos (14U)

#define	HRTIM_TIMICR_DLYPRTC_Msk (0x1UL << HRTIM_TIMICR_DLYPRTC_Pos)

#define	HRTIM_TIMICR_DLYPRTC HRTIM_TIMICR_DLYPRTC_Msk

#define	HRTIM_TIMDIER_CMP1IE_Pos (0U)

#define	HRTIM_TIMDIER_CMP1IE_Msk (0x1UL << HRTIM_TIMDIER_CMP1IE_Pos)

#define	HRTIM_TIMDIER_CMP1IE HRTIM_TIMDIER_CMP1IE_Msk

#define	HRTIM_TIMDIER_CMP2IE_Pos (1U)

#define	HRTIM_TIMDIER_CMP2IE_Msk (0x1UL << HRTIM_TIMDIER_CMP2IE_Pos)

#define	HRTIM_TIMDIER_CMP2IE HRTIM_TIMDIER_CMP2IE_Msk

#define	HRTIM_TIMDIER_CMP3IE_Pos (2U)

#define	HRTIM_TIMDIER_CMP3IE_Msk (0x1UL << HRTIM_TIMDIER_CMP3IE_Pos)

#define	HRTIM_TIMDIER_CMP3IE HRTIM_TIMDIER_CMP3IE_Msk

#define	HRTIM_TIMDIER_CMP4IE_Pos (3U)

#define	HRTIM_TIMDIER_CMP4IE_Msk (0x1UL << HRTIM_TIMDIER_CMP4IE_Pos)

#define	HRTIM_TIMDIER_CMP4IE HRTIM_TIMDIER_CMP4IE_Msk

#define	HRTIM_TIMDIER_REPIE_Pos (4U)

#define	HRTIM_TIMDIER_REPIE_Msk (0x1UL << HRTIM_TIMDIER_REPIE_Pos)

#define	HRTIM_TIMDIER_REPIE HRTIM_TIMDIER_REPIE_Msk

#define	HRTIM_TIMDIER_UPDIE_Pos (6U)

#define	HRTIM_TIMDIER_UPDIE_Msk (0x1UL << HRTIM_TIMDIER_UPDIE_Pos)

#define	HRTIM_TIMDIER_UPDIE HRTIM_TIMDIER_UPDIE_Msk

#define	HRTIM_TIMDIER_CPT1IE_Pos (7U)

#define	HRTIM_TIMDIER_CPT1IE_Msk (0x1UL << HRTIM_TIMDIER_CPT1IE_Pos)

#define	HRTIM_TIMDIER_CPT1IE HRTIM_TIMDIER_CPT1IE_Msk

#define	HRTIM_TIMDIER_CPT2IE_Pos (8U)

#define	HRTIM_TIMDIER_CPT2IE_Msk (0x1UL << HRTIM_TIMDIER_CPT2IE_Pos)

#define	HRTIM_TIMDIER_CPT2IE HRTIM_TIMDIER_CPT2IE_Msk

#define	HRTIM_TIMDIER_SET1IE_Pos (9U)

#define	HRTIM_TIMDIER_SET1IE_Msk (0x1UL << HRTIM_TIMDIER_SET1IE_Pos)

#define	HRTIM_TIMDIER_SET1IE HRTIM_TIMDIER_SET1IE_Msk

#define	HRTIM_TIMDIER_RST1IE_Pos (10U)

#define	HRTIM_TIMDIER_RST1IE_Msk (0x1UL << HRTIM_TIMDIER_RST1IE_Pos)

#define	HRTIM_TIMDIER_RST1IE HRTIM_TIMDIER_RST1IE_Msk

#define	HRTIM_TIMDIER_SET2IE_Pos (11U)

#define	HRTIM_TIMDIER_SET2IE_Msk (0x1UL << HRTIM_TIMDIER_SET2IE_Pos)

#define	HRTIM_TIMDIER_SET2IE HRTIM_TIMDIER_SET2IE_Msk

#define	HRTIM_TIMDIER_RST2IE_Pos (12U)

#define	HRTIM_TIMDIER_RST2IE_Msk (0x1UL << HRTIM_TIMDIER_RST2IE_Pos)

#define	HRTIM_TIMDIER_RST2IE HRTIM_TIMDIER_RST2IE_Msk

#define	HRTIM_TIMDIER_RSTIE_Pos (13U)

#define	HRTIM_TIMDIER_RSTIE_Msk (0x1UL << HRTIM_TIMDIER_RSTIE_Pos)

#define	HRTIM_TIMDIER_RSTIE HRTIM_TIMDIER_RSTIE_Msk

#define	HRTIM_TIMDIER_DLYPRTIE_Pos (14U)

#define	HRTIM_TIMDIER_DLYPRTIE_Msk (0x1UL << HRTIM_TIMDIER_DLYPRTIE_Pos)

#define	HRTIM_TIMDIER_DLYPRTIE HRTIM_TIMDIER_DLYPRTIE_Msk

#define	HRTIM_TIMDIER_CMP1DE_Pos (16U)

#define	HRTIM_TIMDIER_CMP1DE_Msk (0x1UL << HRTIM_TIMDIER_CMP1DE_Pos)

#define	HRTIM_TIMDIER_CMP1DE HRTIM_TIMDIER_CMP1DE_Msk

#define	HRTIM_TIMDIER_CMP2DE_Pos (17U)

#define	HRTIM_TIMDIER_CMP2DE_Msk (0x1UL << HRTIM_TIMDIER_CMP2DE_Pos)

#define	HRTIM_TIMDIER_CMP2DE HRTIM_TIMDIER_CMP2DE_Msk

#define	HRTIM_TIMDIER_CMP3DE_Pos (18U)

#define	HRTIM_TIMDIER_CMP3DE_Msk (0x1UL << HRTIM_TIMDIER_CMP3DE_Pos)

#define	HRTIM_TIMDIER_CMP3DE HRTIM_TIMDIER_CMP3DE_Msk

#define	HRTIM_TIMDIER_CMP4DE_Pos (19U)

#define	HRTIM_TIMDIER_CMP4DE_Msk (0x1UL << HRTIM_TIMDIER_CMP4DE_Pos)

#define	HRTIM_TIMDIER_CMP4DE HRTIM_TIMDIER_CMP4DE_Msk

#define	HRTIM_TIMDIER_REPDE_Pos (20U)

#define	HRTIM_TIMDIER_REPDE_Msk (0x1UL << HRTIM_TIMDIER_REPDE_Pos)

#define	HRTIM_TIMDIER_REPDE HRTIM_TIMDIER_REPDE_Msk

#define	HRTIM_TIMDIER_UPDDE_Pos (22U)

#define	HRTIM_TIMDIER_UPDDE_Msk (0x1UL << HRTIM_TIMDIER_UPDDE_Pos)

#define	HRTIM_TIMDIER_UPDDE HRTIM_TIMDIER_UPDDE_Msk

#define	HRTIM_TIMDIER_CPT1DE_Pos (23U)

#define	HRTIM_TIMDIER_CPT1DE_Msk (0x1UL << HRTIM_TIMDIER_CPT1DE_Pos)

#define	HRTIM_TIMDIER_CPT1DE HRTIM_TIMDIER_CPT1DE_Msk

#define	HRTIM_TIMDIER_CPT2DE_Pos (24U)

#define	HRTIM_TIMDIER_CPT2DE_Msk (0x1UL << HRTIM_TIMDIER_CPT2DE_Pos)

#define	HRTIM_TIMDIER_CPT2DE HRTIM_TIMDIER_CPT2DE_Msk

#define	HRTIM_TIMDIER_SET1DE_Pos (25U)

#define	HRTIM_TIMDIER_SET1DE_Msk (0x1UL << HRTIM_TIMDIER_SET1DE_Pos)

#define	HRTIM_TIMDIER_SET1DE HRTIM_TIMDIER_SET1DE_Msk

#define	HRTIM_TIMDIER_RST1DE_Pos (26U)

#define	HRTIM_TIMDIER_RST1DE_Msk (0x1UL << HRTIM_TIMDIER_RST1DE_Pos)

#define	HRTIM_TIMDIER_RST1DE HRTIM_TIMDIER_RST1DE_Msk

#define	HRTIM_TIMDIER_SET2DE_Pos (27U)

#define	HRTIM_TIMDIER_SET2DE_Msk (0x1UL << HRTIM_TIMDIER_SET2DE_Pos)

#define	HRTIM_TIMDIER_SET2DE HRTIM_TIMDIER_SET2DE_Msk

#define	HRTIM_TIMDIER_RST2DE_Pos (28U)

#define	HRTIM_TIMDIER_RST2DE_Msk (0x1UL << HRTIM_TIMDIER_RST2DE_Pos)

#define	HRTIM_TIMDIER_RST2DE HRTIM_TIMDIER_RST2DE_Msk

#define	HRTIM_TIMDIER_RSTDE_Pos (29U)

#define	HRTIM_TIMDIER_RSTDE_Msk (0x1UL << HRTIM_TIMDIER_RSTDE_Pos)

#define	HRTIM_TIMDIER_RSTDE HRTIM_TIMDIER_RSTDE_Msk

#define	HRTIM_TIMDIER_DLYPRTDE_Pos (30U)

#define	HRTIM_TIMDIER_DLYPRTDE_Msk (0x1UL << HRTIM_TIMDIER_DLYPRTDE_Pos)

#define	HRTIM_TIMDIER_DLYPRTDE HRTIM_TIMDIER_DLYPRTDE_Msk

#define	HRTIM_CNTR_CNTR_Pos (0U)

#define	HRTIM_CNTR_CNTR_Msk (0x0000FFFFUL << HRTIM_CNTR_CNTR_Pos)

#define	HRTIM_CNTR_CNTR HRTIM_CNTR_CNTR_Msk

#define	HRTIM_PER_PER_Pos (0U)

#define	HRTIM_PER_PER_Msk (0x0000FFFFUL << HRTIM_PER_PER_Pos)

#define	HRTIM_PER_PER HRTIM_PER_PER_Msk

#define	HRTIM_REP_REP_Pos (0U)

#define	HRTIM_REP_REP_Msk (0x000000FFUL << HRTIM_REP_REP_Pos)

#define	HRTIM_REP_REP HRTIM_REP_REP_Msk

#define	HRTIM_CMP1R_CMP1R_Pos (0U)

#define	HRTIM_CMP1R_CMP1R_Msk (0x0000FFFFUL << HRTIM_CMP1R_CMP1R_Pos)

#define	HRTIM_CMP1R_CMP1R HRTIM_CMP1R_CMP1R_Msk

#define	HRTIM_CMP1CR_CMP1CR_Pos (0U)

#define	HRTIM_CMP1CR_CMP1CR_Msk (0x0000FFFFUL << HRTIM_CMP1CR_CMP1CR_Pos)

#define	HRTIM_CMP1CR_CMP1CR HRTIM_CMP1CR_CMP1CR_Msk

#define	HRTIM_CMP2R_CMP2R_Pos (0U)

#define	HRTIM_CMP2R_CMP2R_Msk (0x0000FFFFUL << HRTIM_CMP2R_CMP2R_Pos)

#define	HRTIM_CMP2R_CMP2R HRTIM_CMP2R_CMP2R_Msk

#define	HRTIM_CMP3R_CMP3R_Pos (0U)

#define	HRTIM_CMP3R_CMP3R_Msk (0x0000FFFFUL << HRTIM_CMP3R_CMP3R_Pos)

#define	HRTIM_CMP3R_CMP3R HRTIM_CMP3R_CMP3R_Msk

#define	HRTIM_CMP4R_CMP4R_Pos (0U)

#define	HRTIM_CMP4R_CMP4R_Msk (0x0000FFFFUL << HRTIM_CMP4R_CMP4R_Pos)

#define	HRTIM_CMP4R_CMP4R HRTIM_CMP4R_CMP4R_Msk

#define	HRTIM_CPT1R_CPT1R_Pos (0U)

#define	HRTIM_CPT1R_CPT1R_Msk (0x0000FFFFUL << HRTIM_CPT1R_CPT1R_Pos)

#define	HRTIM_CPT1R_CPT1R HRTIM_CPT1R_CPT1R_Msk

#define	HRTIM_CPT1R_DIR_Pos (16U)

#define	HRTIM_CPT1R_DIR_Msk (0x1UL << HRTIM_CPT1R_DIR_Pos)

#define	HRTIM_CPT1R_DIR HRTIM_CPT1R_DIR_Msk

#define	HRTIM_CPT2R_CPT2R_Pos (0U)

#define	HRTIM_CPT2R_CPT2R_Msk (0x0000FFFFUL << HRTIM_CPT2R_CPT2R_Pos)

#define	HRTIM_CPT2R_CPT2R HRTIM_CPT2R_CPT2R_Msk

#define	HRTIM_CPT2R_DIR_Pos (16U)

#define	HRTIM_CPT2R_DIR_Msk (0x1UL << HRTIM_CPT2R_DIR_Pos)

#define	HRTIM_CPT2R_DIR HRTIM_CPT2R_DIR_Msk

#define	HRTIM_DTR_DTR_Pos (0U)

#define	HRTIM_DTR_DTR_Msk (0x1FFUL << HRTIM_DTR_DTR_Pos)

#define	HRTIM_DTR_DTR HRTIM_DTR_DTR_Msk

#define	HRTIM_DTR_DTR_0 (0x001UL << HRTIM_DTR_DTR_Pos)

#define	HRTIM_DTR_DTR_1 (0x002UL << HRTIM_DTR_DTR_Pos)

#define	HRTIM_DTR_DTR_2 (0x004UL << HRTIM_DTR_DTR_Pos)

#define	HRTIM_DTR_DTR_3 (0x008UL << HRTIM_DTR_DTR_Pos)

#define	HRTIM_DTR_DTR_4 (0x010UL << HRTIM_DTR_DTR_Pos)

#define	HRTIM_DTR_DTR_5 (0x020UL << HRTIM_DTR_DTR_Pos)

#define	HRTIM_DTR_DTR_6 (0x040UL << HRTIM_DTR_DTR_Pos)

#define	HRTIM_DTR_DTR_7 (0x080UL << HRTIM_DTR_DTR_Pos)

#define	HRTIM_DTR_DTR_8 (0x100UL << HRTIM_DTR_DTR_Pos)

#define	HRTIM_DTR_SDTR_Pos (9U)

#define	HRTIM_DTR_SDTR_Msk (0x1UL << HRTIM_DTR_SDTR_Pos)

#define	HRTIM_DTR_SDTR HRTIM_DTR_SDTR_Msk

#define	HRTIM_DTR_DTPRSC_Pos (10U)

#define	HRTIM_DTR_DTPRSC_Msk (0x7UL << HRTIM_DTR_DTPRSC_Pos)

#define	HRTIM_DTR_DTPRSC HRTIM_DTR_DTPRSC_Msk

#define	HRTIM_DTR_DTPRSC_0 (0x1UL << HRTIM_DTR_DTPRSC_Pos)

#define	HRTIM_DTR_DTPRSC_1 (0x2UL << HRTIM_DTR_DTPRSC_Pos)

#define	HRTIM_DTR_DTPRSC_2 (0x4UL << HRTIM_DTR_DTPRSC_Pos)

#define	HRTIM_DTR_DTRSLK_Pos (14U)

#define	HRTIM_DTR_DTRSLK_Msk (0x1UL << HRTIM_DTR_DTRSLK_Pos)

#define	HRTIM_DTR_DTRSLK HRTIM_DTR_DTRSLK_Msk

#define	HRTIM_DTR_DTRLK_Pos (15U)

#define	HRTIM_DTR_DTRLK_Msk (0x1UL << HRTIM_DTR_DTRLK_Pos)

#define	HRTIM_DTR_DTRLK HRTIM_DTR_DTRLK_Msk

#define	HRTIM_DTR_DTF_Pos (16U)

#define	HRTIM_DTR_DTF_Msk (0x1FFUL << HRTIM_DTR_DTF_Pos)

#define	HRTIM_DTR_DTF HRTIM_DTR_DTF_Msk

#define	HRTIM_DTR_DTF_0 (0x001UL << HRTIM_DTR_DTF_Pos)

#define	HRTIM_DTR_DTF_1 (0x002UL << HRTIM_DTR_DTF_Pos)

#define	HRTIM_DTR_DTF_2 (0x004UL << HRTIM_DTR_DTF_Pos)

#define	HRTIM_DTR_DTF_3 (0x008UL << HRTIM_DTR_DTF_Pos)

#define	HRTIM_DTR_DTF_4 (0x010UL << HRTIM_DTR_DTF_Pos)

#define	HRTIM_DTR_DTF_5 (0x020UL << HRTIM_DTR_DTF_Pos)

#define	HRTIM_DTR_DTF_6 (0x040UL << HRTIM_DTR_DTF_Pos)

#define	HRTIM_DTR_DTF_7 (0x080UL << HRTIM_DTR_DTF_Pos)

#define	HRTIM_DTR_DTF_8 (0x100UL << HRTIM_DTR_DTF_Pos)

#define	HRTIM_DTR_SDTF_Pos (25U)

#define	HRTIM_DTR_SDTF_Msk (0x1UL << HRTIM_DTR_SDTF_Pos)

#define	HRTIM_DTR_SDTF HRTIM_DTR_SDTF_Msk

#define	HRTIM_DTR_DTFSLK_Pos (30U)

#define	HRTIM_DTR_DTFSLK_Msk (0x1UL << HRTIM_DTR_DTFSLK_Pos)

#define	HRTIM_DTR_DTFSLK HRTIM_DTR_DTFSLK_Msk

#define	HRTIM_DTR_DTFLK_Pos (31U)

#define	HRTIM_DTR_DTFLK_Msk (0x1UL << HRTIM_DTR_DTFLK_Pos)

#define	HRTIM_DTR_DTFLK HRTIM_DTR_DTFLK_Msk

#define	HRTIM_SET1R_SST_Pos (0U)

#define	HRTIM_SET1R_SST_Msk (0x1UL << HRTIM_SET1R_SST_Pos)

#define	HRTIM_SET1R_SST HRTIM_SET1R_SST_Msk

#define	HRTIM_SET1R_RESYNC_Pos (1U)

#define	HRTIM_SET1R_RESYNC_Msk (0x1UL << HRTIM_SET1R_RESYNC_Pos)

#define	HRTIM_SET1R_RESYNC HRTIM_SET1R_RESYNC_Msk

#define	HRTIM_SET1R_PER_Pos (2U)

#define	HRTIM_SET1R_PER_Msk (0x1UL << HRTIM_SET1R_PER_Pos)

#define	HRTIM_SET1R_PER HRTIM_SET1R_PER_Msk

#define	HRTIM_SET1R_CMP1_Pos (3U)

#define	HRTIM_SET1R_CMP1_Msk (0x1UL << HRTIM_SET1R_CMP1_Pos)

#define	HRTIM_SET1R_CMP1 HRTIM_SET1R_CMP1_Msk

#define	HRTIM_SET1R_CMP2_Pos (4U)

#define	HRTIM_SET1R_CMP2_Msk (0x1UL << HRTIM_SET1R_CMP2_Pos)

#define	HRTIM_SET1R_CMP2 HRTIM_SET1R_CMP2_Msk

#define	HRTIM_SET1R_CMP3_Pos (5U)

#define	HRTIM_SET1R_CMP3_Msk (0x1UL << HRTIM_SET1R_CMP3_Pos)

#define	HRTIM_SET1R_CMP3 HRTIM_SET1R_CMP3_Msk

#define	HRTIM_SET1R_CMP4_Pos (6U)

#define	HRTIM_SET1R_CMP4_Msk (0x1UL << HRTIM_SET1R_CMP4_Pos)

#define	HRTIM_SET1R_CMP4 HRTIM_SET1R_CMP4_Msk

#define	HRTIM_SET1R_MSTPER_Pos (7U)

#define	HRTIM_SET1R_MSTPER_Msk (0x1UL << HRTIM_SET1R_MSTPER_Pos)

#define	HRTIM_SET1R_MSTPER HRTIM_SET1R_MSTPER_Msk

#define	HRTIM_SET1R_MSTCMP1_Pos (8U)

#define	HRTIM_SET1R_MSTCMP1_Msk (0x1UL << HRTIM_SET1R_MSTCMP1_Pos)

#define	HRTIM_SET1R_MSTCMP1 HRTIM_SET1R_MSTCMP1_Msk

#define	HRTIM_SET1R_MSTCMP2_Pos (9U)

#define	HRTIM_SET1R_MSTCMP2_Msk (0x1UL << HRTIM_SET1R_MSTCMP2_Pos)

#define	HRTIM_SET1R_MSTCMP2 HRTIM_SET1R_MSTCMP2_Msk

#define	HRTIM_SET1R_MSTCMP3_Pos (10U)

#define	HRTIM_SET1R_MSTCMP3_Msk (0x1UL << HRTIM_SET1R_MSTCMP3_Pos)

#define	HRTIM_SET1R_MSTCMP3 HRTIM_SET1R_MSTCMP3_Msk

#define	HRTIM_SET1R_MSTCMP4_Pos (11U)

#define	HRTIM_SET1R_MSTCMP4_Msk (0x1UL << HRTIM_SET1R_MSTCMP4_Pos)

#define	HRTIM_SET1R_MSTCMP4 HRTIM_SET1R_MSTCMP4_Msk

#define	HRTIM_SET1R_TIMEVNT1_Pos (12U)

#define	HRTIM_SET1R_TIMEVNT1_Msk (0x1UL << HRTIM_SET1R_TIMEVNT1_Pos)

#define	HRTIM_SET1R_TIMEVNT1 HRTIM_SET1R_TIMEVNT1_Msk

#define	HRTIM_SET1R_TIMEVNT2_Pos (13U)

#define	HRTIM_SET1R_TIMEVNT2_Msk (0x1UL << HRTIM_SET1R_TIMEVNT2_Pos)

#define	HRTIM_SET1R_TIMEVNT2 HRTIM_SET1R_TIMEVNT2_Msk

#define	HRTIM_SET1R_TIMEVNT3_Pos (14U)

#define	HRTIM_SET1R_TIMEVNT3_Msk (0x1UL << HRTIM_SET1R_TIMEVNT3_Pos)

#define	HRTIM_SET1R_TIMEVNT3 HRTIM_SET1R_TIMEVNT3_Msk

#define	HRTIM_SET1R_TIMEVNT4_Pos (15U)

#define	HRTIM_SET1R_TIMEVNT4_Msk (0x1UL << HRTIM_SET1R_TIMEVNT4_Pos)

#define	HRTIM_SET1R_TIMEVNT4 HRTIM_SET1R_TIMEVNT4_Msk

#define	HRTIM_SET1R_TIMEVNT5_Pos (16U)

#define	HRTIM_SET1R_TIMEVNT5_Msk (0x1UL << HRTIM_SET1R_TIMEVNT5_Pos)

#define	HRTIM_SET1R_TIMEVNT5 HRTIM_SET1R_TIMEVNT5_Msk

#define	HRTIM_SET1R_TIMEVNT6_Pos (17U)

#define	HRTIM_SET1R_TIMEVNT6_Msk (0x1UL << HRTIM_SET1R_TIMEVNT6_Pos)

#define	HRTIM_SET1R_TIMEVNT6 HRTIM_SET1R_TIMEVNT6_Msk

#define	HRTIM_SET1R_TIMEVNT7_Pos (18U)

#define	HRTIM_SET1R_TIMEVNT7_Msk (0x1UL << HRTIM_SET1R_TIMEVNT7_Pos)

#define	HRTIM_SET1R_TIMEVNT7 HRTIM_SET1R_TIMEVNT7_Msk

#define	HRTIM_SET1R_TIMEVNT8_Pos (19U)

#define	HRTIM_SET1R_TIMEVNT8_Msk (0x1UL << HRTIM_SET1R_TIMEVNT8_Pos)

#define	HRTIM_SET1R_TIMEVNT8 HRTIM_SET1R_TIMEVNT8_Msk

#define	HRTIM_SET1R_TIMEVNT9_Pos (20U)

#define	HRTIM_SET1R_TIMEVNT9_Msk (0x1UL << HRTIM_SET1R_TIMEVNT9_Pos)

#define	HRTIM_SET1R_TIMEVNT9 HRTIM_SET1R_TIMEVNT9_Msk

#define	HRTIM_SET1R_EXTVNT1_Pos (21U)

#define	HRTIM_SET1R_EXTVNT1_Msk (0x1UL << HRTIM_SET1R_EXTVNT1_Pos)

#define	HRTIM_SET1R_EXTVNT1 HRTIM_SET1R_EXTVNT1_Msk

#define	HRTIM_SET1R_EXTVNT2_Pos (22U)

#define	HRTIM_SET1R_EXTVNT2_Msk (0x1UL << HRTIM_SET1R_EXTVNT2_Pos)

#define	HRTIM_SET1R_EXTVNT2 HRTIM_SET1R_EXTVNT2_Msk

#define	HRTIM_SET1R_EXTVNT3_Pos (23U)

#define	HRTIM_SET1R_EXTVNT3_Msk (0x1UL << HRTIM_SET1R_EXTVNT3_Pos)

#define	HRTIM_SET1R_EXTVNT3 HRTIM_SET1R_EXTVNT3_Msk

#define	HRTIM_SET1R_EXTVNT4_Pos (24U)

#define	HRTIM_SET1R_EXTVNT4_Msk (0x1UL << HRTIM_SET1R_EXTVNT4_Pos)

#define	HRTIM_SET1R_EXTVNT4 HRTIM_SET1R_EXTVNT4_Msk

#define	HRTIM_SET1R_EXTVNT5_Pos (25U)

#define	HRTIM_SET1R_EXTVNT5_Msk (0x1UL << HRTIM_SET1R_EXTVNT5_Pos)

#define	HRTIM_SET1R_EXTVNT5 HRTIM_SET1R_EXTVNT5_Msk

#define	HRTIM_SET1R_EXTVNT6_Pos (26U)

#define	HRTIM_SET1R_EXTVNT6_Msk (0x1UL << HRTIM_SET1R_EXTVNT6_Pos)

#define	HRTIM_SET1R_EXTVNT6 HRTIM_SET1R_EXTVNT6_Msk

#define	HRTIM_SET1R_EXTVNT7_Pos (27U)

#define	HRTIM_SET1R_EXTVNT7_Msk (0x1UL << HRTIM_SET1R_EXTVNT7_Pos)

#define	HRTIM_SET1R_EXTVNT7 HRTIM_SET1R_EXTVNT7_Msk

#define	HRTIM_SET1R_EXTVNT8_Pos (28U)

#define	HRTIM_SET1R_EXTVNT8_Msk (0x1UL << HRTIM_SET1R_EXTVNT8_Pos)

#define	HRTIM_SET1R_EXTVNT8 HRTIM_SET1R_EXTVNT8_Msk

#define	HRTIM_SET1R_EXTVNT9_Pos (29U)

#define	HRTIM_SET1R_EXTVNT9_Msk (0x1UL << HRTIM_SET1R_EXTVNT9_Pos)

#define	HRTIM_SET1R_EXTVNT9 HRTIM_SET1R_EXTVNT9_Msk

#define	HRTIM_SET1R_EXTVNT10_Pos (30U)

#define	HRTIM_SET1R_EXTVNT10_Msk (0x1UL << HRTIM_SET1R_EXTVNT10_Pos)

#define	HRTIM_SET1R_EXTVNT10 HRTIM_SET1R_EXTVNT10_Msk

#define	HRTIM_SET1R_UPDATE_Pos (31U)

#define	HRTIM_SET1R_UPDATE_Msk (0x1UL << HRTIM_SET1R_UPDATE_Pos)

#define	HRTIM_SET1R_UPDATE HRTIM_SET1R_UPDATE_Msk

#define	HRTIM_RST1R_SRT_Pos (0U)

#define	HRTIM_RST1R_SRT_Msk (0x1UL << HRTIM_RST1R_SRT_Pos)

#define	HRTIM_RST1R_SRT HRTIM_RST1R_SRT_Msk

#define	HRTIM_RST1R_RESYNC_Pos (1U)

#define	HRTIM_RST1R_RESYNC_Msk (0x1UL << HRTIM_RST1R_RESYNC_Pos)

#define	HRTIM_RST1R_RESYNC HRTIM_RST1R_RESYNC_Msk

#define	HRTIM_RST1R_PER_Pos (2U)

#define	HRTIM_RST1R_PER_Msk (0x1UL << HRTIM_RST1R_PER_Pos)

#define	HRTIM_RST1R_PER HRTIM_RST1R_PER_Msk

#define	HRTIM_RST1R_CMP1_Pos (3U)

#define	HRTIM_RST1R_CMP1_Msk (0x1UL << HRTIM_RST1R_CMP1_Pos)

#define	HRTIM_RST1R_CMP1 HRTIM_RST1R_CMP1_Msk

#define	HRTIM_RST1R_CMP2_Pos (4U)

#define	HRTIM_RST1R_CMP2_Msk (0x1UL << HRTIM_RST1R_CMP2_Pos)

#define	HRTIM_RST1R_CMP2 HRTIM_RST1R_CMP2_Msk

#define	HRTIM_RST1R_CMP3_Pos (5U)

#define	HRTIM_RST1R_CMP3_Msk (0x1UL << HRTIM_RST1R_CMP3_Pos)

#define	HRTIM_RST1R_CMP3 HRTIM_RST1R_CMP3_Msk

#define	HRTIM_RST1R_CMP4_Pos (6U)

#define	HRTIM_RST1R_CMP4_Msk (0x1UL << HRTIM_RST1R_CMP4_Pos)

#define	HRTIM_RST1R_CMP4 HRTIM_RST1R_CMP4_Msk

#define	HRTIM_RST1R_MSTPER_Pos (7U)

#define	HRTIM_RST1R_MSTPER_Msk (0x1UL << HRTIM_RST1R_MSTPER_Pos)

#define	HRTIM_RST1R_MSTPER HRTIM_RST1R_MSTPER_Msk

#define	HRTIM_RST1R_MSTCMP1_Pos (8U)

#define	HRTIM_RST1R_MSTCMP1_Msk (0x1UL << HRTIM_RST1R_MSTCMP1_Pos)

#define	HRTIM_RST1R_MSTCMP1 HRTIM_RST1R_MSTCMP1_Msk

#define	HRTIM_RST1R_MSTCMP2_Pos (9U)

#define	HRTIM_RST1R_MSTCMP2_Msk (0x1UL << HRTIM_RST1R_MSTCMP2_Pos)

#define	HRTIM_RST1R_MSTCMP2 HRTIM_RST1R_MSTCMP2_Msk

#define	HRTIM_RST1R_MSTCMP3_Pos (10U)

#define	HRTIM_RST1R_MSTCMP3_Msk (0x1UL << HRTIM_RST1R_MSTCMP3_Pos)

#define	HRTIM_RST1R_MSTCMP3 HRTIM_RST1R_MSTCMP3_Msk

#define	HRTIM_RST1R_MSTCMP4_Pos (11U)

#define	HRTIM_RST1R_MSTCMP4_Msk (0x1UL << HRTIM_RST1R_MSTCMP4_Pos)

#define	HRTIM_RST1R_MSTCMP4 HRTIM_RST1R_MSTCMP4_Msk

#define	HRTIM_RST1R_TIMEVNT1_Pos (12U)

#define	HRTIM_RST1R_TIMEVNT1_Msk (0x1UL << HRTIM_RST1R_TIMEVNT1_Pos)

#define	HRTIM_RST1R_TIMEVNT1 HRTIM_RST1R_TIMEVNT1_Msk

#define	HRTIM_RST1R_TIMEVNT2_Pos (13U)

#define	HRTIM_RST1R_TIMEVNT2_Msk (0x1UL << HRTIM_RST1R_TIMEVNT2_Pos)

#define	HRTIM_RST1R_TIMEVNT2 HRTIM_RST1R_TIMEVNT2_Msk

#define	HRTIM_RST1R_TIMEVNT3_Pos (14U)

#define	HRTIM_RST1R_TIMEVNT3_Msk (0x1UL << HRTIM_RST1R_TIMEVNT3_Pos)

#define	HRTIM_RST1R_TIMEVNT3 HRTIM_RST1R_TIMEVNT3_Msk

#define	HRTIM_RST1R_TIMEVNT4_Pos (15U)

#define	HRTIM_RST1R_TIMEVNT4_Msk (0x1UL << HRTIM_RST1R_TIMEVNT4_Pos)

#define	HRTIM_RST1R_TIMEVNT4 HRTIM_RST1R_TIMEVNT4_Msk

#define	HRTIM_RST1R_TIMEVNT5_Pos (16U)

#define	HRTIM_RST1R_TIMEVNT5_Msk (0x1UL << HRTIM_RST1R_TIMEVNT5_Pos)

#define	HRTIM_RST1R_TIMEVNT5 HRTIM_RST1R_TIMEVNT5_Msk

#define	HRTIM_RST1R_TIMEVNT6_Pos (17U)

#define	HRTIM_RST1R_TIMEVNT6_Msk (0x1UL << HRTIM_RST1R_TIMEVNT6_Pos)

#define	HRTIM_RST1R_TIMEVNT6 HRTIM_RST1R_TIMEVNT6_Msk

#define	HRTIM_RST1R_TIMEVNT7_Pos (18U)

#define	HRTIM_RST1R_TIMEVNT7_Msk (0x1UL << HRTIM_RST1R_TIMEVNT7_Pos)

#define	HRTIM_RST1R_TIMEVNT7 HRTIM_RST1R_TIMEVNT7_Msk

#define	HRTIM_RST1R_TIMEVNT8_Pos (19U)

#define	HRTIM_RST1R_TIMEVNT8_Msk (0x1UL << HRTIM_RST1R_TIMEVNT8_Pos)

#define	HRTIM_RST1R_TIMEVNT8 HRTIM_RST1R_TIMEVNT8_Msk

#define	HRTIM_RST1R_TIMEVNT9_Pos (20U)

#define	HRTIM_RST1R_TIMEVNT9_Msk (0x1UL << HRTIM_RST1R_TIMEVNT9_Pos)

#define	HRTIM_RST1R_TIMEVNT9 HRTIM_RST1R_TIMEVNT9_Msk

#define	HRTIM_RST1R_EXTVNT1_Pos (21U)

#define	HRTIM_RST1R_EXTVNT1_Msk (0x1UL << HRTIM_RST1R_EXTVNT1_Pos)

#define	HRTIM_RST1R_EXTVNT1 HRTIM_RST1R_EXTVNT1_Msk

#define	HRTIM_RST1R_EXTVNT2_Pos (22U)

#define	HRTIM_RST1R_EXTVNT2_Msk (0x1UL << HRTIM_RST1R_EXTVNT2_Pos)

#define	HRTIM_RST1R_EXTVNT2 HRTIM_RST1R_EXTVNT2_Msk

#define	HRTIM_RST1R_EXTVNT3_Pos (23U)

#define	HRTIM_RST1R_EXTVNT3_Msk (0x1UL << HRTIM_RST1R_EXTVNT3_Pos)

#define	HRTIM_RST1R_EXTVNT3 HRTIM_RST1R_EXTVNT3_Msk

#define	HRTIM_RST1R_EXTVNT4_Pos (24U)

#define	HRTIM_RST1R_EXTVNT4_Msk (0x1UL << HRTIM_RST1R_EXTVNT4_Pos)

#define	HRTIM_RST1R_EXTVNT4 HRTIM_RST1R_EXTVNT4_Msk

#define	HRTIM_RST1R_EXTVNT5_Pos (25U)

#define	HRTIM_RST1R_EXTVNT5_Msk (0x1UL << HRTIM_RST1R_EXTVNT5_Pos)

#define	HRTIM_RST1R_EXTVNT5 HRTIM_RST1R_EXTVNT5_Msk

#define	HRTIM_RST1R_EXTVNT6_Pos (26U)

#define	HRTIM_RST1R_EXTVNT6_Msk (0x1UL << HRTIM_RST1R_EXTVNT6_Pos)

#define	HRTIM_RST1R_EXTVNT6 HRTIM_RST1R_EXTVNT6_Msk

#define	HRTIM_RST1R_EXTVNT7_Pos (27U)

#define	HRTIM_RST1R_EXTVNT7_Msk (0x1UL << HRTIM_RST1R_EXTVNT7_Pos)

#define	HRTIM_RST1R_EXTVNT7 HRTIM_RST1R_EXTVNT7_Msk

#define	HRTIM_RST1R_EXTVNT8_Pos (28U)

#define	HRTIM_RST1R_EXTVNT8_Msk (0x1UL << HRTIM_RST1R_EXTVNT8_Pos)

#define	HRTIM_RST1R_EXTVNT8 HRTIM_RST1R_EXTVNT8_Msk

#define	HRTIM_RST1R_EXTVNT9_Pos (29U)

#define	HRTIM_RST1R_EXTVNT9_Msk (0x1UL << HRTIM_RST1R_EXTVNT9_Pos)

#define	HRTIM_RST1R_EXTVNT9 HRTIM_RST1R_EXTVNT9_Msk

#define	HRTIM_RST1R_EXTVNT10_Pos (30U)

#define	HRTIM_RST1R_EXTVNT10_Msk (0x1UL << HRTIM_RST1R_EXTVNT10_Pos)

#define	HRTIM_RST1R_EXTVNT10 HRTIM_RST1R_EXTVNT10_Msk

#define	HRTIM_RST1R_UPDATE_Pos (31U)

#define	HRTIM_RST1R_UPDATE_Msk (0x1UL << HRTIM_RST1R_UPDATE_Pos)

#define	HRTIM_RST1R_UPDATE HRTIM_RST1R_UPDATE_Msk

#define	HRTIM_SET2R_SST_Pos (0U)

#define	HRTIM_SET2R_SST_Msk (0x1UL << HRTIM_SET2R_SST_Pos)

#define	HRTIM_SET2R_SST HRTIM_SET2R_SST_Msk

#define	HRTIM_SET2R_RESYNC_Pos (1U)

#define	HRTIM_SET2R_RESYNC_Msk (0x1UL << HRTIM_SET2R_RESYNC_Pos)

#define	HRTIM_SET2R_RESYNC HRTIM_SET2R_RESYNC_Msk

#define	HRTIM_SET2R_PER_Pos (2U)

#define	HRTIM_SET2R_PER_Msk (0x1UL << HRTIM_SET2R_PER_Pos)

#define	HRTIM_SET2R_PER HRTIM_SET2R_PER_Msk

#define	HRTIM_SET2R_CMP1_Pos (3U)

#define	HRTIM_SET2R_CMP1_Msk (0x1UL << HRTIM_SET2R_CMP1_Pos)

#define	HRTIM_SET2R_CMP1 HRTIM_SET2R_CMP1_Msk

#define	HRTIM_SET2R_CMP2_Pos (4U)

#define	HRTIM_SET2R_CMP2_Msk (0x1UL << HRTIM_SET2R_CMP2_Pos)

#define	HRTIM_SET2R_CMP2 HRTIM_SET2R_CMP2_Msk

#define	HRTIM_SET2R_CMP3_Pos (5U)

#define	HRTIM_SET2R_CMP3_Msk (0x1UL << HRTIM_SET2R_CMP3_Pos)

#define	HRTIM_SET2R_CMP3 HRTIM_SET2R_CMP3_Msk

#define	HRTIM_SET2R_CMP4_Pos (6U)

#define	HRTIM_SET2R_CMP4_Msk (0x1UL << HRTIM_SET2R_CMP4_Pos)

#define	HRTIM_SET2R_CMP4 HRTIM_SET2R_CMP4_Msk

#define	HRTIM_SET2R_MSTPER_Pos (7U)

#define	HRTIM_SET2R_MSTPER_Msk (0x1UL << HRTIM_SET2R_MSTPER_Pos)

#define	HRTIM_SET2R_MSTPER HRTIM_SET2R_MSTPER_Msk

#define	HRTIM_SET2R_MSTCMP1_Pos (8U)

#define	HRTIM_SET2R_MSTCMP1_Msk (0x1UL << HRTIM_SET2R_MSTCMP1_Pos)

#define	HRTIM_SET2R_MSTCMP1 HRTIM_SET2R_MSTCMP1_Msk

#define	HRTIM_SET2R_MSTCMP2_Pos (9U)

#define	HRTIM_SET2R_MSTCMP2_Msk (0x1UL << HRTIM_SET2R_MSTCMP2_Pos)

#define	HRTIM_SET2R_MSTCMP2 HRTIM_SET2R_MSTCMP2_Msk

#define	HRTIM_SET2R_MSTCMP3_Pos (10U)

#define	HRTIM_SET2R_MSTCMP3_Msk (0x1UL << HRTIM_SET2R_MSTCMP3_Pos)

#define	HRTIM_SET2R_MSTCMP3 HRTIM_SET2R_MSTCMP3_Msk

#define	HRTIM_SET2R_MSTCMP4_Pos (11U)

#define	HRTIM_SET2R_MSTCMP4_Msk (0x1UL << HRTIM_SET2R_MSTCMP4_Pos)

#define	HRTIM_SET2R_MSTCMP4 HRTIM_SET2R_MSTCMP4_Msk

#define	HRTIM_SET2R_TIMEVNT1_Pos (12U)

#define	HRTIM_SET2R_TIMEVNT1_Msk (0x1UL << HRTIM_SET2R_TIMEVNT1_Pos)

#define	HRTIM_SET2R_TIMEVNT1 HRTIM_SET2R_TIMEVNT1_Msk

#define	HRTIM_SET2R_TIMEVNT2_Pos (13U)

#define	HRTIM_SET2R_TIMEVNT2_Msk (0x1UL << HRTIM_SET2R_TIMEVNT2_Pos)

#define	HRTIM_SET2R_TIMEVNT2 HRTIM_SET2R_TIMEVNT2_Msk

#define	HRTIM_SET2R_TIMEVNT3_Pos (14U)

#define	HRTIM_SET2R_TIMEVNT3_Msk (0x1UL << HRTIM_SET2R_TIMEVNT3_Pos)

#define	HRTIM_SET2R_TIMEVNT3 HRTIM_SET2R_TIMEVNT3_Msk

#define	HRTIM_SET2R_TIMEVNT4_Pos (15U)

#define	HRTIM_SET2R_TIMEVNT4_Msk (0x1UL << HRTIM_SET2R_TIMEVNT4_Pos)

#define	HRTIM_SET2R_TIMEVNT4 HRTIM_SET2R_TIMEVNT4_Msk

#define	HRTIM_SET2R_TIMEVNT5_Pos (16U)

#define	HRTIM_SET2R_TIMEVNT5_Msk (0x1UL << HRTIM_SET2R_TIMEVNT5_Pos)

#define	HRTIM_SET2R_TIMEVNT5 HRTIM_SET2R_TIMEVNT5_Msk

#define	HRTIM_SET2R_TIMEVNT6_Pos (17U)

#define	HRTIM_SET2R_TIMEVNT6_Msk (0x1UL << HRTIM_SET2R_TIMEVNT6_Pos)

#define	HRTIM_SET2R_TIMEVNT6 HRTIM_SET2R_TIMEVNT6_Msk

#define	HRTIM_SET2R_TIMEVNT7_Pos (18U)

#define	HRTIM_SET2R_TIMEVNT7_Msk (0x1UL << HRTIM_SET2R_TIMEVNT7_Pos)

#define	HRTIM_SET2R_TIMEVNT7 HRTIM_SET2R_TIMEVNT7_Msk

#define	HRTIM_SET2R_TIMEVNT8_Pos (19U)

#define	HRTIM_SET2R_TIMEVNT8_Msk (0x1UL << HRTIM_SET2R_TIMEVNT8_Pos)

#define	HRTIM_SET2R_TIMEVNT8 HRTIM_SET2R_TIMEVNT8_Msk

#define	HRTIM_SET2R_TIMEVNT9_Pos (20U)

#define	HRTIM_SET2R_TIMEVNT9_Msk (0x1UL << HRTIM_SET2R_TIMEVNT9_Pos)

#define	HRTIM_SET2R_TIMEVNT9 HRTIM_SET2R_TIMEVNT9_Msk

#define	HRTIM_SET2R_EXTVNT1_Pos (21U)

#define	HRTIM_SET2R_EXTVNT1_Msk (0x1UL << HRTIM_SET2R_EXTVNT1_Pos)

#define	HRTIM_SET2R_EXTVNT1 HRTIM_SET2R_EXTVNT1_Msk

#define	HRTIM_SET2R_EXTVNT2_Pos (22U)

#define	HRTIM_SET2R_EXTVNT2_Msk (0x1UL << HRTIM_SET2R_EXTVNT2_Pos)

#define	HRTIM_SET2R_EXTVNT2 HRTIM_SET2R_EXTVNT2_Msk

#define	HRTIM_SET2R_EXTVNT3_Pos (23U)

#define	HRTIM_SET2R_EXTVNT3_Msk (0x1UL << HRTIM_SET2R_EXTVNT3_Pos)

#define	HRTIM_SET2R_EXTVNT3 HRTIM_SET2R_EXTVNT3_Msk

#define	HRTIM_SET2R_EXTVNT4_Pos (24U)

#define	HRTIM_SET2R_EXTVNT4_Msk (0x1UL << HRTIM_SET2R_EXTVNT4_Pos)

#define	HRTIM_SET2R_EXTVNT4 HRTIM_SET2R_EXTVNT4_Msk

#define	HRTIM_SET2R_EXTVNT5_Pos (25U)

#define	HRTIM_SET2R_EXTVNT5_Msk (0x1UL << HRTIM_SET2R_EXTVNT5_Pos)

#define	HRTIM_SET2R_EXTVNT5 HRTIM_SET2R_EXTVNT5_Msk

#define	HRTIM_SET2R_EXTVNT6_Pos (26U)

#define	HRTIM_SET2R_EXTVNT6_Msk (0x1UL << HRTIM_SET2R_EXTVNT6_Pos)

#define	HRTIM_SET2R_EXTVNT6 HRTIM_SET2R_EXTVNT6_Msk

#define	HRTIM_SET2R_EXTVNT7_Pos (27U)

#define	HRTIM_SET2R_EXTVNT7_Msk (0x1UL << HRTIM_SET2R_EXTVNT7_Pos)

#define	HRTIM_SET2R_EXTVNT7 HRTIM_SET2R_EXTVNT7_Msk

#define	HRTIM_SET2R_EXTVNT8_Pos (28U)

#define	HRTIM_SET2R_EXTVNT8_Msk (0x1UL << HRTIM_SET2R_EXTVNT8_Pos)

#define	HRTIM_SET2R_EXTVNT8 HRTIM_SET2R_EXTVNT8_Msk

#define	HRTIM_SET2R_EXTVNT9_Pos (29U)

#define	HRTIM_SET2R_EXTVNT9_Msk (0x1UL << HRTIM_SET2R_EXTVNT9_Pos)

#define	HRTIM_SET2R_EXTVNT9 HRTIM_SET2R_EXTVNT9_Msk

#define	HRTIM_SET2R_EXTVNT10_Pos (30U)

#define	HRTIM_SET2R_EXTVNT10_Msk (0x1UL << HRTIM_SET2R_EXTVNT10_Pos)

#define	HRTIM_SET2R_EXTVNT10 HRTIM_SET2R_EXTVNT10_Msk

#define	HRTIM_SET2R_UPDATE_Pos (31U)

#define	HRTIM_SET2R_UPDATE_Msk (0x1UL << HRTIM_SET2R_UPDATE_Pos)

#define	HRTIM_SET2R_UPDATE HRTIM_SET2R_UPDATE_Msk

#define	HRTIM_RST2R_SRT_Pos (0U)

#define	HRTIM_RST2R_SRT_Msk (0x1UL << HRTIM_RST2R_SRT_Pos)

#define	HRTIM_RST2R_SRT HRTIM_RST2R_SRT_Msk

#define	HRTIM_RST2R_RESYNC_Pos (1U)

#define	HRTIM_RST2R_RESYNC_Msk (0x1UL << HRTIM_RST2R_RESYNC_Pos)

#define	HRTIM_RST2R_RESYNC HRTIM_RST2R_RESYNC_Msk

#define	HRTIM_RST2R_PER_Pos (2U)

#define	HRTIM_RST2R_PER_Msk (0x1UL << HRTIM_RST2R_PER_Pos)

#define	HRTIM_RST2R_PER HRTIM_RST2R_PER_Msk

#define	HRTIM_RST2R_CMP1_Pos (3U)

#define	HRTIM_RST2R_CMP1_Msk (0x1UL << HRTIM_RST2R_CMP1_Pos)

#define	HRTIM_RST2R_CMP1 HRTIM_RST2R_CMP1_Msk

#define	HRTIM_RST2R_CMP2_Pos (4U)

#define	HRTIM_RST2R_CMP2_Msk (0x1UL << HRTIM_RST2R_CMP2_Pos)

#define	HRTIM_RST2R_CMP2 HRTIM_RST2R_CMP2_Msk

#define	HRTIM_RST2R_CMP3_Pos (5U)

#define	HRTIM_RST2R_CMP3_Msk (0x1UL << HRTIM_RST2R_CMP3_Pos)

#define	HRTIM_RST2R_CMP3 HRTIM_RST2R_CMP3_Msk

#define	HRTIM_RST2R_CMP4_Pos (6U)

#define	HRTIM_RST2R_CMP4_Msk (0x1UL << HRTIM_RST2R_CMP4_Pos)

#define	HRTIM_RST2R_CMP4 HRTIM_RST2R_CMP4_Msk

#define	HRTIM_RST2R_MSTPER_Pos (7U)

#define	HRTIM_RST2R_MSTPER_Msk (0x1UL << HRTIM_RST2R_MSTPER_Pos)

#define	HRTIM_RST2R_MSTPER HRTIM_RST2R_MSTPER_Msk

#define	HRTIM_RST2R_MSTCMP1_Pos (8U)

#define	HRTIM_RST2R_MSTCMP1_Msk (0x1UL << HRTIM_RST2R_MSTCMP1_Pos)

#define	HRTIM_RST2R_MSTCMP1 HRTIM_RST2R_MSTCMP1_Msk

#define	HRTIM_RST2R_MSTCMP2_Pos (9U)

#define	HRTIM_RST2R_MSTCMP2_Msk (0x1UL << HRTIM_RST2R_MSTCMP2_Pos)

#define	HRTIM_RST2R_MSTCMP2 HRTIM_RST2R_MSTCMP2_Msk

#define	HRTIM_RST2R_MSTCMP3_Pos (10U)

#define	HRTIM_RST2R_MSTCMP3_Msk (0x1UL << HRTIM_RST2R_MSTCMP3_Pos)

#define	HRTIM_RST2R_MSTCMP3 HRTIM_RST2R_MSTCMP3_Msk

#define	HRTIM_RST2R_MSTCMP4_Pos (11U)

#define	HRTIM_RST2R_MSTCMP4_Msk (0x1UL << HRTIM_RST2R_MSTCMP4_Pos)

#define	HRTIM_RST2R_MSTCMP4 HRTIM_RST2R_MSTCMP4_Msk

#define	HRTIM_RST2R_TIMEVNT1_Pos (12U)

#define	HRTIM_RST2R_TIMEVNT1_Msk (0x1UL << HRTIM_RST2R_TIMEVNT1_Pos)

#define	HRTIM_RST2R_TIMEVNT1 HRTIM_RST2R_TIMEVNT1_Msk

#define	HRTIM_RST2R_TIMEVNT2_Pos (13U)

#define	HRTIM_RST2R_TIMEVNT2_Msk (0x1UL << HRTIM_RST2R_TIMEVNT2_Pos)

#define	HRTIM_RST2R_TIMEVNT2 HRTIM_RST2R_TIMEVNT2_Msk

#define	HRTIM_RST2R_TIMEVNT3_Pos (14U)

#define	HRTIM_RST2R_TIMEVNT3_Msk (0x1UL << HRTIM_RST2R_TIMEVNT3_Pos)

#define	HRTIM_RST2R_TIMEVNT3 HRTIM_RST2R_TIMEVNT3_Msk

#define	HRTIM_RST2R_TIMEVNT4_Pos (15U)

#define	HRTIM_RST2R_TIMEVNT4_Msk (0x1UL << HRTIM_RST2R_TIMEVNT4_Pos)

#define	HRTIM_RST2R_TIMEVNT4 HRTIM_RST2R_TIMEVNT4_Msk

#define	HRTIM_RST2R_TIMEVNT5_Pos (16U)

#define	HRTIM_RST2R_TIMEVNT5_Msk (0x1UL << HRTIM_RST2R_TIMEVNT5_Pos)

#define	HRTIM_RST2R_TIMEVNT5 HRTIM_RST2R_TIMEVNT5_Msk

#define	HRTIM_RST2R_TIMEVNT6_Pos (17U)

#define	HRTIM_RST2R_TIMEVNT6_Msk (0x1UL << HRTIM_RST2R_TIMEVNT6_Pos)

#define	HRTIM_RST2R_TIMEVNT6 HRTIM_RST2R_TIMEVNT6_Msk

#define	HRTIM_RST2R_TIMEVNT7_Pos (18U)

#define	HRTIM_RST2R_TIMEVNT7_Msk (0x1UL << HRTIM_RST2R_TIMEVNT7_Pos)

#define	HRTIM_RST2R_TIMEVNT7 HRTIM_RST2R_TIMEVNT7_Msk

#define	HRTIM_RST2R_TIMEVNT8_Pos (19U)

#define	HRTIM_RST2R_TIMEVNT8_Msk (0x1UL << HRTIM_RST2R_TIMEVNT8_Pos)

#define	HRTIM_RST2R_TIMEVNT8 HRTIM_RST2R_TIMEVNT8_Msk

#define	HRTIM_RST2R_TIMEVNT9_Pos (20U)

#define	HRTIM_RST2R_TIMEVNT9_Msk (0x1UL << HRTIM_RST2R_TIMEVNT9_Pos)

#define	HRTIM_RST2R_TIMEVNT9 HRTIM_RST2R_TIMEVNT9_Msk

#define	HRTIM_RST2R_EXTVNT1_Pos (21U)

#define	HRTIM_RST2R_EXTVNT1_Msk (0x1UL << HRTIM_RST2R_EXTVNT1_Pos)

#define	HRTIM_RST2R_EXTVNT1 HRTIM_RST2R_EXTVNT1_Msk

#define	HRTIM_RST2R_EXTVNT2_Pos (22U)

#define	HRTIM_RST2R_EXTVNT2_Msk (0x1UL << HRTIM_RST2R_EXTVNT2_Pos)

#define	HRTIM_RST2R_EXTVNT2 HRTIM_RST2R_EXTVNT2_Msk

#define	HRTIM_RST2R_EXTVNT3_Pos (23U)

#define	HRTIM_RST2R_EXTVNT3_Msk (0x1UL << HRTIM_RST2R_EXTVNT3_Pos)

#define	HRTIM_RST2R_EXTVNT3 HRTIM_RST2R_EXTVNT3_Msk

#define	HRTIM_RST2R_EXTVNT4_Pos (24U)

#define	HRTIM_RST2R_EXTVNT4_Msk (0x1UL << HRTIM_RST2R_EXTVNT4_Pos)

#define	HRTIM_RST2R_EXTVNT4 HRTIM_RST2R_EXTVNT4_Msk

#define	HRTIM_RST2R_EXTVNT5_Pos (25U)

#define	HRTIM_RST2R_EXTVNT5_Msk (0x1UL << HRTIM_RST2R_EXTVNT5_Pos)

#define	HRTIM_RST2R_EXTVNT5 HRTIM_RST2R_EXTVNT5_Msk

#define	HRTIM_RST2R_EXTVNT6_Pos (26U)

#define	HRTIM_RST2R_EXTVNT6_Msk (0x1UL << HRTIM_RST2R_EXTVNT6_Pos)

#define	HRTIM_RST2R_EXTVNT6 HRTIM_RST2R_EXTVNT6_Msk

#define	HRTIM_RST2R_EXTVNT7_Pos (27U)

#define	HRTIM_RST2R_EXTVNT7_Msk (0x1UL << HRTIM_RST2R_EXTVNT7_Pos)

#define	HRTIM_RST2R_EXTVNT7 HRTIM_RST2R_EXTVNT7_Msk

#define	HRTIM_RST2R_EXTVNT8_Pos (28U)

#define	HRTIM_RST2R_EXTVNT8_Msk (0x1UL << HRTIM_RST2R_EXTVNT8_Pos)

#define	HRTIM_RST2R_EXTVNT8 HRTIM_RST2R_EXTVNT8_Msk

#define	HRTIM_RST2R_EXTVNT9_Pos (29U)

#define	HRTIM_RST2R_EXTVNT9_Msk (0x1UL << HRTIM_RST2R_EXTVNT9_Pos)

#define	HRTIM_RST2R_EXTVNT9 HRTIM_RST2R_EXTVNT9_Msk

#define	HRTIM_RST2R_EXTVNT10_Pos (30U)

#define	HRTIM_RST2R_EXTVNT10_Msk (0x1UL << HRTIM_RST2R_EXTVNT10_Pos)

#define	HRTIM_RST2R_EXTVNT10 HRTIM_RST2R_EXTVNT10_Msk

#define	HRTIM_RST2R_UPDATE_Pos (31U)

#define	HRTIM_RST2R_UPDATE_Msk (0x1UL << HRTIM_RST2R_UPDATE_Pos)

#define	HRTIM_RST2R_UPDATE HRTIM_RST2R_UPDATE_Msk

#define	HRTIM_EEFR1_EE1LTCH_Pos (0U)

#define	HRTIM_EEFR1_EE1LTCH_Msk (0x1UL << HRTIM_EEFR1_EE1LTCH_Pos)

#define	HRTIM_EEFR1_EE1LTCH HRTIM_EEFR1_EE1LTCH_Msk

#define	HRTIM_EEFR1_EE1FLTR_Pos (1U)

#define	HRTIM_EEFR1_EE1FLTR_Msk (0xFUL << HRTIM_EEFR1_EE1FLTR_Pos)

#define	HRTIM_EEFR1_EE1FLTR HRTIM_EEFR1_EE1FLTR_Msk

#define	HRTIM_EEFR1_EE1FLTR_0 (0x1UL << HRTIM_EEFR1_EE1FLTR_Pos)

#define	HRTIM_EEFR1_EE1FLTR_1 (0x2UL << HRTIM_EEFR1_EE1FLTR_Pos)

#define	HRTIM_EEFR1_EE1FLTR_2 (0x4UL << HRTIM_EEFR1_EE1FLTR_Pos)

#define	HRTIM_EEFR1_EE1FLTR_3 (0x8UL << HRTIM_EEFR1_EE1FLTR_Pos)

#define	HRTIM_EEFR1_EE2LTCH_Pos (6U)

#define	HRTIM_EEFR1_EE2LTCH_Msk (0x1UL << HRTIM_EEFR1_EE2LTCH_Pos)

#define	HRTIM_EEFR1_EE2LTCH HRTIM_EEFR1_EE2LTCH_Msk

#define	HRTIM_EEFR1_EE2FLTR_Pos (7U)

#define	HRTIM_EEFR1_EE2FLTR_Msk (0xFUL << HRTIM_EEFR1_EE2FLTR_Pos)

#define	HRTIM_EEFR1_EE2FLTR HRTIM_EEFR1_EE2FLTR_Msk

#define	HRTIM_EEFR1_EE2FLTR_0 (0x1UL << HRTIM_EEFR1_EE2FLTR_Pos)

#define	HRTIM_EEFR1_EE2FLTR_1 (0x2UL << HRTIM_EEFR1_EE2FLTR_Pos)

#define	HRTIM_EEFR1_EE2FLTR_2 (0x4UL << HRTIM_EEFR1_EE2FLTR_Pos)

#define	HRTIM_EEFR1_EE2FLTR_3 (0x8UL << HRTIM_EEFR1_EE2FLTR_Pos)

#define	HRTIM_EEFR1_EE3LTCH_Pos (12U)

#define	HRTIM_EEFR1_EE3LTCH_Msk (0x1UL << HRTIM_EEFR1_EE3LTCH_Pos)

#define	HRTIM_EEFR1_EE3LTCH HRTIM_EEFR1_EE3LTCH_Msk

#define	HRTIM_EEFR1_EE3FLTR_Pos (13U)

#define	HRTIM_EEFR1_EE3FLTR_Msk (0xFUL << HRTIM_EEFR1_EE3FLTR_Pos)

#define	HRTIM_EEFR1_EE3FLTR HRTIM_EEFR1_EE3FLTR_Msk

#define	HRTIM_EEFR1_EE3FLTR_0 (0x1UL << HRTIM_EEFR1_EE3FLTR_Pos)

#define	HRTIM_EEFR1_EE3FLTR_1 (0x2UL << HRTIM_EEFR1_EE3FLTR_Pos)

#define	HRTIM_EEFR1_EE3FLTR_2 (0x4UL << HRTIM_EEFR1_EE3FLTR_Pos)

#define	HRTIM_EEFR1_EE3FLTR_3 (0x8UL << HRTIM_EEFR1_EE3FLTR_Pos)

#define	HRTIM_EEFR1_EE4LTCH_Pos (18U)

#define	HRTIM_EEFR1_EE4LTCH_Msk (0x1UL << HRTIM_EEFR1_EE4LTCH_Pos)

#define	HRTIM_EEFR1_EE4LTCH HRTIM_EEFR1_EE4LTCH_Msk

#define	HRTIM_EEFR1_EE4FLTR_Pos (19U)

#define	HRTIM_EEFR1_EE4FLTR_Msk (0xFUL << HRTIM_EEFR1_EE4FLTR_Pos)

#define	HRTIM_EEFR1_EE4FLTR HRTIM_EEFR1_EE4FLTR_Msk

#define	HRTIM_EEFR1_EE4FLTR_0 (0x1UL << HRTIM_EEFR1_EE4FLTR_Pos)

#define	HRTIM_EEFR1_EE4FLTR_1 (0x2UL << HRTIM_EEFR1_EE4FLTR_Pos)

#define	HRTIM_EEFR1_EE4FLTR_2 (0x4UL << HRTIM_EEFR1_EE4FLTR_Pos)

#define	HRTIM_EEFR1_EE4FLTR_3 (0x8UL << HRTIM_EEFR1_EE4FLTR_Pos)

#define	HRTIM_EEFR1_EE5LTCH_Pos (24U)

#define	HRTIM_EEFR1_EE5LTCH_Msk (0x1UL << HRTIM_EEFR1_EE5LTCH_Pos)

#define	HRTIM_EEFR1_EE5LTCH HRTIM_EEFR1_EE5LTCH_Msk

#define	HRTIM_EEFR1_EE5FLTR_Pos (25U)

#define	HRTIM_EEFR1_EE5FLTR_Msk (0xFUL << HRTIM_EEFR1_EE5FLTR_Pos)

#define	HRTIM_EEFR1_EE5FLTR HRTIM_EEFR1_EE5FLTR_Msk

#define	HRTIM_EEFR1_EE5FLTR_0 (0x1UL << HRTIM_EEFR1_EE5FLTR_Pos)

#define	HRTIM_EEFR1_EE5FLTR_1 (0x2UL << HRTIM_EEFR1_EE5FLTR_Pos)

#define	HRTIM_EEFR1_EE5FLTR_2 (0x4UL << HRTIM_EEFR1_EE5FLTR_Pos)

#define	HRTIM_EEFR1_EE5FLTR_3 (0x8UL << HRTIM_EEFR1_EE5FLTR_Pos)

#define	HRTIM_EEFR2_EE6LTCH_Pos (0U)

#define	HRTIM_EEFR2_EE6LTCH_Msk (0x1UL << HRTIM_EEFR2_EE6LTCH_Pos)

#define	HRTIM_EEFR2_EE6LTCH HRTIM_EEFR2_EE6LTCH_Msk

#define	HRTIM_EEFR2_EE6FLTR_Pos (1U)

#define	HRTIM_EEFR2_EE6FLTR_Msk (0xFUL << HRTIM_EEFR2_EE6FLTR_Pos)

#define	HRTIM_EEFR2_EE6FLTR HRTIM_EEFR2_EE6FLTR_Msk

#define	HRTIM_EEFR2_EE6FLTR_0 (0x1UL << HRTIM_EEFR2_EE6FLTR_Pos)

#define	HRTIM_EEFR2_EE6FLTR_1 (0x2UL << HRTIM_EEFR2_EE6FLTR_Pos)

#define	HRTIM_EEFR2_EE6FLTR_2 (0x4UL << HRTIM_EEFR2_EE6FLTR_Pos)

#define	HRTIM_EEFR2_EE6FLTR_3 (0x8UL << HRTIM_EEFR2_EE6FLTR_Pos)

#define	HRTIM_EEFR2_EE7LTCH_Pos (6U)

#define	HRTIM_EEFR2_EE7LTCH_Msk (0x1UL << HRTIM_EEFR2_EE7LTCH_Pos)

#define	HRTIM_EEFR2_EE7LTCH HRTIM_EEFR2_EE7LTCH_Msk

#define	HRTIM_EEFR2_EE7FLTR_Pos (7U)

#define	HRTIM_EEFR2_EE7FLTR_Msk (0xFUL << HRTIM_EEFR2_EE7FLTR_Pos)

#define	HRTIM_EEFR2_EE7FLTR HRTIM_EEFR2_EE7FLTR_Msk

#define	HRTIM_EEFR2_EE7FLTR_0 (0x1UL << HRTIM_EEFR2_EE7FLTR_Pos)

#define	HRTIM_EEFR2_EE7FLTR_1 (0x2UL << HRTIM_EEFR2_EE7FLTR_Pos)

#define	HRTIM_EEFR2_EE7FLTR_2 (0x4UL << HRTIM_EEFR2_EE7FLTR_Pos)

#define	HRTIM_EEFR2_EE7FLTR_3 (0x8UL << HRTIM_EEFR2_EE7FLTR_Pos)

#define	HRTIM_EEFR2_EE8LTCH_Pos (12U)

#define	HRTIM_EEFR2_EE8LTCH_Msk (0x1UL << HRTIM_EEFR2_EE8LTCH_Pos)

#define	HRTIM_EEFR2_EE8LTCH HRTIM_EEFR2_EE8LTCH_Msk

#define	HRTIM_EEFR2_EE8FLTR_Pos (13U)

#define	HRTIM_EEFR2_EE8FLTR_Msk (0xFUL << HRTIM_EEFR2_EE8FLTR_Pos)

#define	HRTIM_EEFR2_EE8FLTR HRTIM_EEFR2_EE8FLTR_Msk

#define	HRTIM_EEFR2_EE8FLTR_0 (0x1UL << HRTIM_EEFR2_EE8FLTR_Pos)

#define	HRTIM_EEFR2_EE8FLTR_1 (0x2UL << HRTIM_EEFR2_EE8FLTR_Pos)

#define	HRTIM_EEFR2_EE8FLTR_2 (0x4UL << HRTIM_EEFR2_EE8FLTR_Pos)

#define	HRTIM_EEFR2_EE8FLTR_3 (0x8UL << HRTIM_EEFR2_EE8FLTR_Pos)

#define	HRTIM_EEFR2_EE9LTCH_Pos (18U)

#define	HRTIM_EEFR2_EE9LTCH_Msk (0x1UL << HRTIM_EEFR2_EE9LTCH_Pos)

#define	HRTIM_EEFR2_EE9LTCH HRTIM_EEFR2_EE9LTCH_Msk

#define	HRTIM_EEFR2_EE9FLTR_Pos (19U)

#define	HRTIM_EEFR2_EE9FLTR_Msk (0xFUL << HRTIM_EEFR2_EE9FLTR_Pos)

#define	HRTIM_EEFR2_EE9FLTR HRTIM_EEFR2_EE9FLTR_Msk

#define	HRTIM_EEFR2_EE9FLTR_0 (0x1UL << HRTIM_EEFR2_EE9FLTR_Pos)

#define	HRTIM_EEFR2_EE9FLTR_1 (0x2UL << HRTIM_EEFR2_EE9FLTR_Pos)

#define	HRTIM_EEFR2_EE9FLTR_2 (0x4UL << HRTIM_EEFR2_EE9FLTR_Pos)

#define	HRTIM_EEFR2_EE9FLTR_3 (0x8UL << HRTIM_EEFR2_EE9FLTR_Pos)

#define	HRTIM_EEFR2_EE10LTCH_Pos (24U)

#define	HRTIM_EEFR2_EE10LTCH_Msk (0x1UL << HRTIM_EEFR2_EE10LTCH_Pos)

#define	HRTIM_EEFR2_EE10LTCH HRTIM_EEFR2_EE10LTCH_Msk

#define	HRTIM_EEFR2_EE10FLTR_Pos (25U)

#define	HRTIM_EEFR2_EE10FLTR_Msk (0xFUL << HRTIM_EEFR2_EE10FLTR_Pos)

#define	HRTIM_EEFR2_EE10FLTR HRTIM_EEFR2_EE10FLTR_Msk

#define	HRTIM_EEFR2_EE10FLTR_0 (0x1UL << HRTIM_EEFR2_EE10FLTR_Pos)

#define	HRTIM_EEFR2_EE10FLTR_1 (0x2UL << HRTIM_EEFR2_EE10FLTR_Pos)

#define	HRTIM_EEFR2_EE10FLTR_2 (0x4UL << HRTIM_EEFR2_EE10FLTR_Pos)

#define	HRTIM_EEFR2_EE10FLTR_3 (0x8UL << HRTIM_EEFR2_EE10FLTR_Pos)

#define	HRTIM_RSTR_TIMFCMP1_Pos (0U)

#define	HRTIM_RSTR_TIMFCMP1_Msk (0x1UL << HRTIM_RSTR_TIMFCMP1_Pos)

#define	HRTIM_RSTR_TIMFCMP1 HRTIM_RSTR_TIMFCMP1_Msk

#define	HRTIM_RSTR_UPDATE_Pos (1U)

#define	HRTIM_RSTR_UPDATE_Msk (0x1UL << HRTIM_RSTR_UPDATE_Pos)

#define	HRTIM_RSTR_UPDATE HRTIM_RSTR_UPDATE_Msk

#define	HRTIM_RSTR_CMP2_Pos (2U)

#define	HRTIM_RSTR_CMP2_Msk (0x1UL << HRTIM_RSTR_CMP2_Pos)

#define	HRTIM_RSTR_CMP2 HRTIM_RSTR_CMP2_Msk

#define	HRTIM_RSTR_CMP4_Pos (3U)

#define	HRTIM_RSTR_CMP4_Msk (0x1UL << HRTIM_RSTR_CMP4_Pos)

#define	HRTIM_RSTR_CMP4 HRTIM_RSTR_CMP4_Msk

#define	HRTIM_RSTR_MSTPER_Pos (4U)

#define	HRTIM_RSTR_MSTPER_Msk (0x1UL << HRTIM_RSTR_MSTPER_Pos)

#define	HRTIM_RSTR_MSTPER HRTIM_RSTR_MSTPER_Msk

#define	HRTIM_RSTR_MSTCMP1_Pos (5U)

#define	HRTIM_RSTR_MSTCMP1_Msk (0x1UL << HRTIM_RSTR_MSTCMP1_Pos)

#define	HRTIM_RSTR_MSTCMP1 HRTIM_RSTR_MSTCMP1_Msk

#define	HRTIM_RSTR_MSTCMP2_Pos (6U)

#define	HRTIM_RSTR_MSTCMP2_Msk (0x1UL << HRTIM_RSTR_MSTCMP2_Pos)

#define	HRTIM_RSTR_MSTCMP2 HRTIM_RSTR_MSTCMP2_Msk

#define	HRTIM_RSTR_MSTCMP3_Pos (7U)

#define	HRTIM_RSTR_MSTCMP3_Msk (0x1UL << HRTIM_RSTR_MSTCMP3_Pos)

#define	HRTIM_RSTR_MSTCMP3 HRTIM_RSTR_MSTCMP3_Msk

#define	HRTIM_RSTR_MSTCMP4_Pos (8U)

#define	HRTIM_RSTR_MSTCMP4_Msk (0x1UL << HRTIM_RSTR_MSTCMP4_Pos)

#define	HRTIM_RSTR_MSTCMP4 HRTIM_RSTR_MSTCMP4_Msk

#define	HRTIM_RSTR_EXTEVNT1_Pos (9U)

#define	HRTIM_RSTR_EXTEVNT1_Msk (0x1UL << HRTIM_RSTR_EXTEVNT1_Pos)

#define	HRTIM_RSTR_EXTEVNT1 HRTIM_RSTR_EXTEVNT1_Msk

#define	HRTIM_RSTR_EXTEVNT2_Pos (10U)

#define	HRTIM_RSTR_EXTEVNT2_Msk (0x1UL << HRTIM_RSTR_EXTEVNT2_Pos)

#define	HRTIM_RSTR_EXTEVNT2 HRTIM_RSTR_EXTEVNT2_Msk

#define	HRTIM_RSTR_EXTEVNT3_Pos (11U)

#define	HRTIM_RSTR_EXTEVNT3_Msk (0x1UL << HRTIM_RSTR_EXTEVNT3_Pos)

#define	HRTIM_RSTR_EXTEVNT3 HRTIM_RSTR_EXTEVNT3_Msk

#define	HRTIM_RSTR_EXTEVNT4_Pos (12U)

#define	HRTIM_RSTR_EXTEVNT4_Msk (0x1UL << HRTIM_RSTR_EXTEVNT4_Pos)

#define	HRTIM_RSTR_EXTEVNT4 HRTIM_RSTR_EXTEVNT4_Msk

#define	HRTIM_RSTR_EXTEVNT5_Pos (13U)

#define	HRTIM_RSTR_EXTEVNT5_Msk (0x1UL << HRTIM_RSTR_EXTEVNT5_Pos)

#define	HRTIM_RSTR_EXTEVNT5 HRTIM_RSTR_EXTEVNT5_Msk

#define	HRTIM_RSTR_EXTEVNT6_Pos (14U)

#define	HRTIM_RSTR_EXTEVNT6_Msk (0x1UL << HRTIM_RSTR_EXTEVNT6_Pos)

#define	HRTIM_RSTR_EXTEVNT6 HRTIM_RSTR_EXTEVNT6_Msk

#define	HRTIM_RSTR_EXTEVNT7_Pos (15U)

#define	HRTIM_RSTR_EXTEVNT7_Msk (0x1UL << HRTIM_RSTR_EXTEVNT7_Pos)

#define	HRTIM_RSTR_EXTEVNT7 HRTIM_RSTR_EXTEVNT7_Msk

#define	HRTIM_RSTR_EXTEVNT8_Pos (16U)

#define	HRTIM_RSTR_EXTEVNT8_Msk (0x1UL << HRTIM_RSTR_EXTEVNT8_Pos)

#define	HRTIM_RSTR_EXTEVNT8 HRTIM_RSTR_EXTEVNT8_Msk

#define	HRTIM_RSTR_EXTEVNT9_Pos (17U)

#define	HRTIM_RSTR_EXTEVNT9_Msk (0x1UL << HRTIM_RSTR_EXTEVNT9_Pos)

#define	HRTIM_RSTR_EXTEVNT9 HRTIM_RSTR_EXTEVNT9_Msk

#define	HRTIM_RSTR_EXTEVNT10_Pos (18U)

#define	HRTIM_RSTR_EXTEVNT10_Msk (0x1UL << HRTIM_RSTR_EXTEVNT10_Pos)

#define	HRTIM_RSTR_EXTEVNT10 HRTIM_RSTR_EXTEVNT10_Msk

#define	HRTIM_RSTR_TIMBCMP1_Pos (19U)

#define	HRTIM_RSTR_TIMBCMP1_Msk (0x1UL << HRTIM_RSTR_TIMBCMP1_Pos)

#define	HRTIM_RSTR_TIMBCMP1 HRTIM_RSTR_TIMBCMP1_Msk

#define	HRTIM_RSTR_TIMBCMP2_Pos (20U)

#define	HRTIM_RSTR_TIMBCMP2_Msk (0x1UL << HRTIM_RSTR_TIMBCMP2_Pos)

#define	HRTIM_RSTR_TIMBCMP2 HRTIM_RSTR_TIMBCMP2_Msk

#define	HRTIM_RSTR_TIMBCMP4_Pos (21U)

#define	HRTIM_RSTR_TIMBCMP4_Msk (0x1UL << HRTIM_RSTR_TIMBCMP4_Pos)

#define	HRTIM_RSTR_TIMBCMP4 HRTIM_RSTR_TIMBCMP4_Msk

#define	HRTIM_RSTR_TIMCCMP1_Pos (22U)

#define	HRTIM_RSTR_TIMCCMP1_Msk (0x1UL << HRTIM_RSTR_TIMCCMP1_Pos)

#define	HRTIM_RSTR_TIMCCMP1 HRTIM_RSTR_TIMCCMP1_Msk

#define	HRTIM_RSTR_TIMCCMP2_Pos (23U)

#define	HRTIM_RSTR_TIMCCMP2_Msk (0x1UL << HRTIM_RSTR_TIMCCMP2_Pos)

#define	HRTIM_RSTR_TIMCCMP2 HRTIM_RSTR_TIMCCMP2_Msk

#define	HRTIM_RSTR_TIMCCMP4_Pos (24U)

#define	HRTIM_RSTR_TIMCCMP4_Msk (0x1UL << HRTIM_RSTR_TIMCCMP4_Pos)

#define	HRTIM_RSTR_TIMCCMP4 HRTIM_RSTR_TIMCCMP4_Msk

#define	HRTIM_RSTR_TIMDCMP1_Pos (25U)

#define	HRTIM_RSTR_TIMDCMP1_Msk (0x1UL << HRTIM_RSTR_TIMDCMP1_Pos)

#define	HRTIM_RSTR_TIMDCMP1 HRTIM_RSTR_TIMDCMP1_Msk

#define	HRTIM_RSTR_TIMDCMP2_Pos (26U)

#define	HRTIM_RSTR_TIMDCMP2_Msk (0x1UL << HRTIM_RSTR_TIMDCMP2_Pos)

#define	HRTIM_RSTR_TIMDCMP2 HRTIM_RSTR_TIMDCMP2_Msk

#define	HRTIM_RSTR_TIMDCMP4_Pos (27U)

#define	HRTIM_RSTR_TIMDCMP4_Msk (0x1UL << HRTIM_RSTR_TIMDCMP4_Pos)

#define	HRTIM_RSTR_TIMDCMP4 HRTIM_RSTR_TIMDCMP4_Msk

#define	HRTIM_RSTR_TIMECMP1_Pos (28U)

#define	HRTIM_RSTR_TIMECMP1_Msk (0x1UL << HRTIM_RSTR_TIMECMP1_Pos)

#define	HRTIM_RSTR_TIMECMP1 HRTIM_RSTR_TIMECMP1_Msk

#define	HRTIM_RSTR_TIMECMP2_Pos (29U)

#define	HRTIM_RSTR_TIMECMP2_Msk (0x1UL << HRTIM_RSTR_TIMECMP2_Pos)

#define	HRTIM_RSTR_TIMECMP2 HRTIM_RSTR_TIMECMP2_Msk

#define	HRTIM_RSTR_TIMECMP4_Pos (30U)

#define	HRTIM_RSTR_TIMECMP4_Msk (0x1UL << HRTIM_RSTR_TIMECMP4_Pos)

#define	HRTIM_RSTR_TIMECMP4 HRTIM_RSTR_TIMECMP4_Msk

#define	HRTIM_RSTR_TIMFCMP2_Pos (31U)

#define	HRTIM_RSTR_TIMFCMP2_Msk (0x1UL << HRTIM_RSTR_TIMFCMP2_Pos)

#define	HRTIM_RSTR_TIMFCMP2 HRTIM_RSTR_TIMFCMP2_Msk

#define	HRTIM_RSTBR_TIMACMP1_Pos (19U)

#define	HRTIM_RSTBR_TIMACMP1_Msk (0x1UL << HRTIM_RSTBR_TIMACMP1_Pos)

#define	HRTIM_RSTBR_TIMACMP1 HRTIM_RSTBR_TIMACMP1_Msk

#define	HRTIM_RSTBR_TIMACMP2_Pos (20U)

#define	HRTIM_RSTBR_TIMACMP2_Msk (0x1UL << HRTIM_RSTBR_TIMACMP2_Pos)

#define	HRTIM_RSTBR_TIMACMP2 HRTIM_RSTBR_TIMACMP2_Msk

#define	HRTIM_RSTBR_TIMACMP4_Pos (21U)

#define	HRTIM_RSTBR_TIMACMP4_Msk (0x1UL << HRTIM_RSTBR_TIMACMP4_Pos)

#define	HRTIM_RSTBR_TIMACMP4 HRTIM_RSTBR_TIMACMP4_Msk

#define	HRTIM_RSTBR_TIMCCMP1_Pos (22U)

#define	HRTIM_RSTBR_TIMCCMP1_Msk (0x1UL << HRTIM_RSTBR_TIMCCMP1_Pos)

#define	HRTIM_RSTBR_TIMCCMP1 HRTIM_RSTBR_TIMCCMP1_Msk

#define	HRTIM_RSTBR_TIMCCMP2_Pos (23U)

#define	HRTIM_RSTBR_TIMCCMP2_Msk (0x1UL << HRTIM_RSTBR_TIMCCMP2_Pos)

#define	HRTIM_RSTBR_TIMCCMP2 HRTIM_RSTBR_TIMCCMP2_Msk

#define	HRTIM_RSTBR_TIMCCMP4_Pos (24U)

#define	HRTIM_RSTBR_TIMCCMP4_Msk (0x1UL << HRTIM_RSTBR_TIMCCMP4_Pos)

#define	HRTIM_RSTBR_TIMCCMP4 HRTIM_RSTBR_TIMCCMP4_Msk

#define	HRTIM_RSTBR_TIMDCMP1_Pos (25U)

#define	HRTIM_RSTBR_TIMDCMP1_Msk (0x1UL << HRTIM_RSTBR_TIMDCMP1_Pos)

#define	HRTIM_RSTBR_TIMDCMP1 HRTIM_RSTBR_TIMDCMP1_Msk

#define	HRTIM_RSTBR_TIMDCMP2_Pos (26U)

#define	HRTIM_RSTBR_TIMDCMP2_Msk (0x1UL << HRTIM_RSTBR_TIMDCMP2_Pos)

#define	HRTIM_RSTBR_TIMDCMP2 HRTIM_RSTBR_TIMDCMP2_Msk

#define	HRTIM_RSTBR_TIMDCMP4_Pos (27U)

#define	HRTIM_RSTBR_TIMDCMP4_Msk (0x1UL << HRTIM_RSTBR_TIMDCMP4_Pos)

#define	HRTIM_RSTBR_TIMDCMP4 HRTIM_RSTBR_TIMDCMP4_Msk

#define	HRTIM_RSTBR_TIMECMP1_Pos (28U)

#define	HRTIM_RSTBR_TIMECMP1_Msk (0x1UL << HRTIM_RSTBR_TIMECMP1_Pos)

#define	HRTIM_RSTBR_TIMECMP1 HRTIM_RSTBR_TIMECMP1_Msk

#define	HRTIM_RSTBR_TIMECMP2_Pos (29U)

#define	HRTIM_RSTBR_TIMECMP2_Msk (0x1UL << HRTIM_RSTBR_TIMECMP2_Pos)

#define	HRTIM_RSTBR_TIMECMP2 HRTIM_RSTBR_TIMECMP2_Msk

#define	HRTIM_RSTBR_TIMECMP4_Pos (30U)

#define	HRTIM_RSTBR_TIMECMP4_Msk (0x1UL << HRTIM_RSTBR_TIMECMP4_Pos)

#define	HRTIM_RSTBR_TIMECMP4 HRTIM_RSTBR_TIMECMP4_Msk

#define	HRTIM_RSTBR_TIMFCMP2_Pos (31U)

#define	HRTIM_RSTBR_TIMFCMP2_Msk (0x1UL << HRTIM_RSTBR_TIMFCMP2_Pos)

#define	HRTIM_RSTBR_TIMFCMP2 HRTIM_RSTBR_TIMFCMP2_Msk

#define	HRTIM_RSTCR_TIMACMP1_Pos (19U)

#define	HRTIM_RSTCR_TIMACMP1_Msk (0x1UL << HRTIM_RSTCR_TIMACMP1_Pos)

#define	HRTIM_RSTCR_TIMACMP1 HRTIM_RSTCR_TIMACMP1_Msk

#define	HRTIM_RSTCR_TIMACMP2_Pos (20U)

#define	HRTIM_RSTCR_TIMACMP2_Msk (0x1UL << HRTIM_RSTCR_TIMACMP2_Pos)

#define	HRTIM_RSTCR_TIMACMP2 HRTIM_RSTCR_TIMACMP2_Msk

#define	HRTIM_RSTCR_TIMACMP4_Pos (21U)

#define	HRTIM_RSTCR_TIMACMP4_Msk (0x1UL << HRTIM_RSTCR_TIMACMP4_Pos)

#define	HRTIM_RSTCR_TIMACMP4 HRTIM_RSTCR_TIMACMP4_Msk

#define	HRTIM_RSTCR_TIMBCMP1_Pos (22U)

#define	HRTIM_RSTCR_TIMBCMP1_Msk (0x1UL << HRTIM_RSTCR_TIMBCMP1_Pos)

#define	HRTIM_RSTCR_TIMBCMP1 HRTIM_RSTCR_TIMBCMP1_Msk

#define	HRTIM_RSTCR_TIMBCMP2_Pos (23U)

#define	HRTIM_RSTCR_TIMBCMP2_Msk (0x1UL << HRTIM_RSTCR_TIMBCMP2_Pos)

#define	HRTIM_RSTCR_TIMBCMP2 HRTIM_RSTCR_TIMBCMP2_Msk

#define	HRTIM_RSTCR_TIMBCMP4_Pos (24U)

#define	HRTIM_RSTCR_TIMBCMP4_Msk (0x1UL << HRTIM_RSTCR_TIMBCMP4_Pos)

#define	HRTIM_RSTCR_TIMBCMP4 HRTIM_RSTCR_TIMBCMP4_Msk

#define	HRTIM_RSTCR_TIMDCMP1_Pos (25U)

#define	HRTIM_RSTCR_TIMDCMP1_Msk (0x1UL << HRTIM_RSTCR_TIMDCMP1_Pos)

#define	HRTIM_RSTCR_TIMDCMP1 HRTIM_RSTCR_TIMDCMP1_Msk

#define	HRTIM_RSTCR_TIMDCMP2_Pos (26U)

#define	HRTIM_RSTCR_TIMDCMP2_Msk (0x1UL << HRTIM_RSTCR_TIMDCMP2_Pos)

#define	HRTIM_RSTCR_TIMDCMP2 HRTIM_RSTCR_TIMDCMP2_Msk

#define	HRTIM_RSTCR_TIMDCMP4_Pos (27U)

#define	HRTIM_RSTCR_TIMDCMP4_Msk (0x1UL << HRTIM_RSTCR_TIMDCMP4_Pos)

#define	HRTIM_RSTCR_TIMDCMP4 HRTIM_RSTCR_TIMDCMP4_Msk

#define	HRTIM_RSTCR_TIMECMP1_Pos (28U)

#define	HRTIM_RSTCR_TIMECMP1_Msk (0x1UL << HRTIM_RSTCR_TIMECMP1_Pos)

#define	HRTIM_RSTCR_TIMECMP1 HRTIM_RSTCR_TIMECMP1_Msk

#define	HRTIM_RSTCR_TIMECMP2_Pos (29U)

#define	HRTIM_RSTCR_TIMECMP2_Msk (0x1UL << HRTIM_RSTCR_TIMECMP2_Pos)

#define	HRTIM_RSTCR_TIMECMP2 HRTIM_RSTCR_TIMECMP2_Msk

#define	HRTIM_RSTCR_TIMECMP4_Pos (30U)

#define	HRTIM_RSTCR_TIMECMP4_Msk (0x1UL << HRTIM_RSTCR_TIMECMP4_Pos)

#define	HRTIM_RSTCR_TIMECMP4 HRTIM_RSTCR_TIMECMP4_Msk

#define	HRTIM_RSTCR_TIMFCMP2_Pos (31U)

#define	HRTIM_RSTCR_TIMFCMP2_Msk (0x1UL << HRTIM_RSTCR_TIMFCMP2_Pos)

#define	HRTIM_RSTCR_TIMFCMP2 HRTIM_RSTCR_TIMFCMP2_Msk

#define	HRTIM_RSTDR_TIMACMP1_Pos (19U)

#define	HRTIM_RSTDR_TIMACMP1_Msk (0x1UL << HRTIM_RSTDR_TIMACMP1_Pos)

#define	HRTIM_RSTDR_TIMACMP1 HRTIM_RSTDR_TIMACMP1_Msk

#define	HRTIM_RSTDR_TIMACMP2_Pos (20U)

#define	HRTIM_RSTDR_TIMACMP2_Msk (0x1UL << HRTIM_RSTDR_TIMACMP2_Pos)

#define	HRTIM_RSTDR_TIMACMP2 HRTIM_RSTDR_TIMACMP2_Msk

#define	HRTIM_RSTDR_TIMACMP4_Pos (21U)

#define	HRTIM_RSTDR_TIMACMP4_Msk (0x1UL << HRTIM_RSTDR_TIMACMP4_Pos)

#define	HRTIM_RSTDR_TIMACMP4 HRTIM_RSTDR_TIMACMP4_Msk

#define	HRTIM_RSTDR_TIMBCMP1_Pos (22U)

#define	HRTIM_RSTDR_TIMBCMP1_Msk (0x1UL << HRTIM_RSTDR_TIMBCMP1_Pos)

#define	HRTIM_RSTDR_TIMBCMP1 HRTIM_RSTDR_TIMBCMP1_Msk

#define	HRTIM_RSTDR_TIMBCMP2_Pos (23U)

#define	HRTIM_RSTDR_TIMBCMP2_Msk (0x1UL << HRTIM_RSTDR_TIMBCMP2_Pos)

#define	HRTIM_RSTDR_TIMBCMP2 HRTIM_RSTDR_TIMBCMP2_Msk

#define	HRTIM_RSTDR_TIMBCMP4_Pos (24U)

#define	HRTIM_RSTDR_TIMBCMP4_Msk (0x1UL << HRTIM_RSTDR_TIMBCMP4_Pos)

#define	HRTIM_RSTDR_TIMBCMP4 HRTIM_RSTDR_TIMBCMP4_Msk

#define	HRTIM_RSTDR_TIMCCMP1_Pos (25U)

#define	HRTIM_RSTDR_TIMCCMP1_Msk (0x1UL << HRTIM_RSTDR_TIMCCMP1_Pos)

#define	HRTIM_RSTDR_TIMCCMP1 HRTIM_RSTDR_TIMCCMP1_Msk

#define	HRTIM_RSTDR_TIMCCMP2_Pos (26U)

#define	HRTIM_RSTDR_TIMCCMP2_Msk (0x1UL << HRTIM_RSTDR_TIMCCMP2_Pos)

#define	HRTIM_RSTDR_TIMCCMP2 HRTIM_RSTDR_TIMCCMP2_Msk

#define	HRTIM_RSTDR_TIMCCMP4_Pos (27U)

#define	HRTIM_RSTDR_TIMCCMP4_Msk (0x1UL << HRTIM_RSTDR_TIMCCMP4_Pos)

#define	HRTIM_RSTDR_TIMCCMP4 HRTIM_RSTDR_TIMCCMP4_Msk

#define	HRTIM_RSTDR_TIMECMP1_Pos (28U)

#define	HRTIM_RSTDR_TIMECMP1_Msk (0x1UL << HRTIM_RSTDR_TIMECMP1_Pos)

#define	HRTIM_RSTDR_TIMECMP1 HRTIM_RSTDR_TIMECMP1_Msk

#define	HRTIM_RSTDR_TIMECMP2_Pos (29U)

#define	HRTIM_RSTDR_TIMECMP2_Msk (0x1UL << HRTIM_RSTDR_TIMECMP2_Pos)

#define	HRTIM_RSTDR_TIMECMP2 HRTIM_RSTDR_TIMECMP2_Msk

#define	HRTIM_RSTDR_TIMECMP4_Pos (30U)

#define	HRTIM_RSTDR_TIMECMP4_Msk (0x1UL << HRTIM_RSTDR_TIMECMP4_Pos)

#define	HRTIM_RSTDR_TIMECMP4 HRTIM_RSTDR_TIMECMP4_Msk

#define	HRTIM_RSTDR_TIMFCMP2_Pos (31U)

#define	HRTIM_RSTDR_TIMFCMP2_Msk (0x1UL << HRTIM_RSTDR_TIMFCMP2_Pos)

#define	HRTIM_RSTDR_TIMFCMP2 HRTIM_RSTDR_TIMFCMP2_Msk

#define	HRTIM_RSTER_TIMACMP1_Pos (19U)

#define	HRTIM_RSTER_TIMACMP1_Msk (0x1UL << HRTIM_RSTER_TIMACMP1_Pos)

#define	HRTIM_RSTER_TIMACMP1 HRTIM_RSTER_TIMACMP1_Msk

#define	HRTIM_RSTER_TIMACMP2_Pos (20U)

#define	HRTIM_RSTER_TIMACMP2_Msk (0x1UL << HRTIM_RSTER_TIMACMP2_Pos)

#define	HRTIM_RSTER_TIMACMP2 HRTIM_RSTER_TIMACMP2_Msk

#define	HRTIM_RSTER_TIMACMP4_Pos (21U)

#define	HRTIM_RSTER_TIMACMP4_Msk (0x1UL << HRTIM_RSTER_TIMACMP4_Pos)

#define	HRTIM_RSTER_TIMACMP4 HRTIM_RSTER_TIMACMP4_Msk

#define	HRTIM_RSTER_TIMBCMP1_Pos (22U)

#define	HRTIM_RSTER_TIMBCMP1_Msk (0x1UL << HRTIM_RSTER_TIMBCMP1_Pos)

#define	HRTIM_RSTER_TIMBCMP1 HRTIM_RSTER_TIMBCMP1_Msk

#define	HRTIM_RSTER_TIMBCMP2_Pos (23U)

#define	HRTIM_RSTER_TIMBCMP2_Msk (0x1UL << HRTIM_RSTER_TIMBCMP2_Pos)

#define	HRTIM_RSTER_TIMBCMP2 HRTIM_RSTER_TIMBCMP2_Msk

#define	HRTIM_RSTER_TIMBCMP4_Pos (24U)

#define	HRTIM_RSTER_TIMBCMP4_Msk (0x1UL << HRTIM_RSTER_TIMBCMP4_Pos)

#define	HRTIM_RSTER_TIMBCMP4 HRTIM_RSTER_TIMBCMP4_Msk

#define	HRTIM_RSTER_TIMCCMP1_Pos (25U)

#define	HRTIM_RSTER_TIMCCMP1_Msk (0x1UL << HRTIM_RSTER_TIMCCMP1_Pos)

#define	HRTIM_RSTER_TIMCCMP1 HRTIM_RSTER_TIMCCMP1_Msk

#define	HRTIM_RSTER_TIMCCMP2_Pos (26U)

#define	HRTIM_RSTER_TIMCCMP2_Msk (0x1UL << HRTIM_RSTER_TIMCCMP2_Pos)

#define	HRTIM_RSTER_TIMCCMP2 HRTIM_RSTER_TIMCCMP2_Msk

#define	HRTIM_RSTER_TIMCCMP4_Pos (27U)

#define	HRTIM_RSTER_TIMCCMP4_Msk (0x1UL << HRTIM_RSTER_TIMCCMP4_Pos)

#define	HRTIM_RSTER_TIMCCMP4 HRTIM_RSTER_TIMCCMP4_Msk

#define	HRTIM_RSTER_TIMDCMP1_Pos (28U)

#define	HRTIM_RSTER_TIMDCMP1_Msk (0x1UL << HRTIM_RSTER_TIMDCMP1_Pos)

#define	HRTIM_RSTER_TIMDCMP1 HRTIM_RSTER_TIMDCMP1_Msk

#define	HRTIM_RSTER_TIMDCMP2_Pos (29U)

#define	HRTIM_RSTER_TIMDCMP2_Msk (0x1UL << HRTIM_RSTER_TIMDCMP2_Pos)

#define	HRTIM_RSTER_TIMDCMP2 HRTIM_RSTER_TIMDCMP2_Msk

#define	HRTIM_RSTER_TIMDCMP4_Pos (30U)

#define	HRTIM_RSTER_TIMDCMP4_Msk (0x1UL << HRTIM_RSTER_TIMDCMP4_Pos)

#define	HRTIM_RSTER_TIMDCMP4 HRTIM_RSTER_TIMDCMP4_Msk

#define	HRTIM_RSTER_TIMFCMP2_Pos (31U)

#define	HRTIM_RSTER_TIMFCMP2_Msk (0x1UL << HRTIM_RSTER_TIMFCMP2_Pos)

#define	HRTIM_RSTER_TIMFCMP2 HRTIM_RSTER_TIMFCMP2_Msk

#define	HRTIM_RSTFR_TIMACMP1_Pos (19U)

#define	HRTIM_RSTFR_TIMACMP1_Msk (0x1UL << HRTIM_RSTFR_TIMACMP1_Pos)

#define	HRTIM_RSTFR_TIMACMP1 HRTIM_RSTFR_TIMACMP1_Msk

#define	HRTIM_RSTFR_TIMACMP2_Pos (20U)

#define	HRTIM_RSTFR_TIMACMP2_Msk (0x1UL << HRTIM_RSTFR_TIMACMP2_Pos)

#define	HRTIM_RSTFR_TIMACMP2 HRTIM_RSTFR_TIMACMP2_Msk

#define	HRTIM_RSTFR_TIMACMP4_Pos (21U)

#define	HRTIM_RSTFR_TIMACMP4_Msk (0x1UL << HRTIM_RSTFR_TIMACMP4_Pos)

#define	HRTIM_RSTFR_TIMACMP4 HRTIM_RSTFR_TIMACMP4_Msk

#define	HRTIM_RSTFR_TIMBCMP1_Pos (22U)

#define	HRTIM_RSTFR_TIMBCMP1_Msk (0x1UL << HRTIM_RSTFR_TIMBCMP1_Pos)

#define	HRTIM_RSTFR_TIMBCMP1 HRTIM_RSTFR_TIMBCMP1_Msk

#define	HRTIM_RSTFR_TIMBCMP2_Pos (23U)

#define	HRTIM_RSTFR_TIMBCMP2_Msk (0x1UL << HRTIM_RSTFR_TIMBCMP2_Pos)

#define	HRTIM_RSTFR_TIMBCMP2 HRTIM_RSTFR_TIMBCMP2_Msk

#define	HRTIM_RSTFR_TIMBCMP4_Pos (24U)

#define	HRTIM_RSTFR_TIMBCMP4_Msk (0x1UL << HRTIM_RSTFR_TIMBCMP4_Pos)

#define	HRTIM_RSTFR_TIMBCMP4 HRTIM_RSTFR_TIMBCMP4_Msk

#define	HRTIM_RSTFR_TIMCCMP1_Pos (25U)

#define	HRTIM_RSTFR_TIMCCMP1_Msk (0x1UL << HRTIM_RSTFR_TIMCCMP1_Pos)

#define	HRTIM_RSTFR_TIMCCMP1 HRTIM_RSTFR_TIMCCMP1_Msk

#define	HRTIM_RSTFR_TIMCCMP2_Pos (26U)

#define	HRTIM_RSTFR_TIMCCMP2_Msk (0x1UL << HRTIM_RSTFR_TIMCCMP2_Pos)

#define	HRTIM_RSTFR_TIMCCMP2 HRTIM_RSTFR_TIMCCMP2_Msk

#define	HRTIM_RSTFR_TIMCCMP4_Pos (27U)

#define	HRTIM_RSTFR_TIMCCMP4_Msk (0x1UL << HRTIM_RSTFR_TIMCCMP4_Pos)

#define	HRTIM_RSTFR_TIMCCMP4 HRTIM_RSTFR_TIMCCMP4_Msk

#define	HRTIM_RSTFR_TIMDCMP1_Pos (28U)

#define	HRTIM_RSTFR_TIMDCMP1_Msk (0x1UL << HRTIM_RSTFR_TIMDCMP1_Pos)

#define	HRTIM_RSTFR_TIMDCMP1 HRTIM_RSTFR_TIMDCMP1_Msk

#define	HRTIM_RSTFR_TIMDCMP2_Pos (29U)

#define	HRTIM_RSTFR_TIMDCMP2_Msk (0x1UL << HRTIM_RSTFR_TIMDCMP2_Pos)

#define	HRTIM_RSTFR_TIMDCMP2 HRTIM_RSTFR_TIMDCMP2_Msk

#define	HRTIM_RSTFR_TIMDCMP4_Pos (30U)

#define	HRTIM_RSTFR_TIMDCMP4_Msk (0x1UL << HRTIM_RSTFR_TIMDCMP4_Pos)

#define	HRTIM_RSTFR_TIMDCMP4 HRTIM_RSTFR_TIMDCMP4_Msk

#define	HRTIM_RSTFR_TIMECMP2_Pos (31U)

#define	HRTIM_RSTFR_TIMECMP2_Msk (0x1UL << HRTIM_RSTFR_TIMECMP2_Pos)

#define	HRTIM_RSTFR_TIMECMP2 HRTIM_RSTFR_TIMECMP2_Msk

#define	HRTIM_CHPR_CARFRQ_Pos (0U)

#define	HRTIM_CHPR_CARFRQ_Msk (0xFUL << HRTIM_CHPR_CARFRQ_Pos)

#define	HRTIM_CHPR_CARFRQ HRTIM_CHPR_CARFRQ_Msk

#define	HRTIM_CHPR_CARFRQ_0 (0x1UL << HRTIM_CHPR_CARFRQ_Pos)

#define	HRTIM_CHPR_CARFRQ_1 (0x2UL << HRTIM_CHPR_CARFRQ_Pos)

#define	HRTIM_CHPR_CARFRQ_2 (0x4UL << HRTIM_CHPR_CARFRQ_Pos)

#define	HRTIM_CHPR_CARFRQ_3 (0x8UL << HRTIM_CHPR_CARFRQ_Pos)

#define	HRTIM_CHPR_CARDTY_Pos (4U)

#define	HRTIM_CHPR_CARDTY_Msk (0x7UL << HRTIM_CHPR_CARDTY_Pos)

#define	HRTIM_CHPR_CARDTY HRTIM_CHPR_CARDTY_Msk

#define	HRTIM_CHPR_CARDTY_0 (0x1UL << HRTIM_CHPR_CARDTY_Pos)

#define	HRTIM_CHPR_CARDTY_1 (0x2UL << HRTIM_CHPR_CARDTY_Pos)

#define	HRTIM_CHPR_CARDTY_2 (0x4UL << HRTIM_CHPR_CARDTY_Pos)

#define	HRTIM_CHPR_STRPW_Pos (7U)

#define	HRTIM_CHPR_STRPW_Msk (0xFUL << HRTIM_CHPR_STRPW_Pos)

#define	HRTIM_CHPR_STRPW HRTIM_CHPR_STRPW_Msk

#define	HRTIM_CHPR_STRPW_0 (0x1UL << HRTIM_CHPR_STRPW_Pos)

#define	HRTIM_CHPR_STRPW_1 (0x2UL << HRTIM_CHPR_STRPW_Pos)

#define	HRTIM_CHPR_STRPW_2 (0x4UL << HRTIM_CHPR_STRPW_Pos)

#define	HRTIM_CHPR_STRPW_3 (0x8UL << HRTIM_CHPR_STRPW_Pos)

#define	HRTIM_CPT1CR_SWCPT_Pos (0U)

#define	HRTIM_CPT1CR_SWCPT_Msk (0x1UL << HRTIM_CPT1CR_SWCPT_Pos)

#define	HRTIM_CPT1CR_SWCPT HRTIM_CPT1CR_SWCPT_Msk

#define	HRTIM_CPT1CR_UPDCPT_Pos (1U)

#define	HRTIM_CPT1CR_UPDCPT_Msk (0x1UL << HRTIM_CPT1CR_UPDCPT_Pos)

#define	HRTIM_CPT1CR_UPDCPT HRTIM_CPT1CR_UPDCPT_Msk

#define	HRTIM_CPT1CR_EXEV1CPT_Pos (2U)

#define	HRTIM_CPT1CR_EXEV1CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV1CPT_Pos)

#define	HRTIM_CPT1CR_EXEV1CPT HRTIM_CPT1CR_EXEV1CPT_Msk

#define	HRTIM_CPT1CR_EXEV2CPT_Pos (3U)

#define	HRTIM_CPT1CR_EXEV2CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV2CPT_Pos)

#define	HRTIM_CPT1CR_EXEV2CPT HRTIM_CPT1CR_EXEV2CPT_Msk

#define	HRTIM_CPT1CR_EXEV3CPT_Pos (4U)

#define	HRTIM_CPT1CR_EXEV3CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV3CPT_Pos)

#define	HRTIM_CPT1CR_EXEV3CPT HRTIM_CPT1CR_EXEV3CPT_Msk

#define	HRTIM_CPT1CR_EXEV4CPT_Pos (5U)

#define	HRTIM_CPT1CR_EXEV4CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV4CPT_Pos)

#define	HRTIM_CPT1CR_EXEV4CPT HRTIM_CPT1CR_EXEV4CPT_Msk

#define	HRTIM_CPT1CR_EXEV5CPT_Pos (6U)

#define	HRTIM_CPT1CR_EXEV5CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV5CPT_Pos)

#define	HRTIM_CPT1CR_EXEV5CPT HRTIM_CPT1CR_EXEV5CPT_Msk

#define	HRTIM_CPT1CR_EXEV6CPT_Pos (7U)

#define	HRTIM_CPT1CR_EXEV6CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV6CPT_Pos)

#define	HRTIM_CPT1CR_EXEV6CPT HRTIM_CPT1CR_EXEV6CPT_Msk

#define	HRTIM_CPT1CR_EXEV7CPT_Pos (8U)

#define	HRTIM_CPT1CR_EXEV7CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV7CPT_Pos)

#define	HRTIM_CPT1CR_EXEV7CPT HRTIM_CPT1CR_EXEV7CPT_Msk

#define	HRTIM_CPT1CR_EXEV8CPT_Pos (9U)

#define	HRTIM_CPT1CR_EXEV8CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV8CPT_Pos)

#define	HRTIM_CPT1CR_EXEV8CPT HRTIM_CPT1CR_EXEV8CPT_Msk

#define	HRTIM_CPT1CR_EXEV9CPT_Pos (10U)

#define	HRTIM_CPT1CR_EXEV9CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV9CPT_Pos)

#define	HRTIM_CPT1CR_EXEV9CPT HRTIM_CPT1CR_EXEV9CPT_Msk

#define	HRTIM_CPT1CR_EXEV10CPT_Pos (11U)

#define	HRTIM_CPT1CR_EXEV10CPT_Msk (0x1UL << HRTIM_CPT1CR_EXEV10CPT_Pos)

#define	HRTIM_CPT1CR_EXEV10CPT HRTIM_CPT1CR_EXEV10CPT_Msk

#define	HRTIM_CPT1CR_TF1SET_Pos (0U)

#define	HRTIM_CPT1CR_TF1SET_Msk (0x1UL << HRTIM_CPT1CR_TF1SET_Pos)

#define	HRTIM_CPT1CR_TF1SET HRTIM_CPT1CR_TF1SET_Msk

#define	HRTIM_CPT1CR_TF1RST_Pos (1U)

#define	HRTIM_CPT1CR_TF1RST_Msk (0x1UL << HRTIM_CPT1CR_TF1RST_Pos)

#define	HRTIM_CPT1CR_TF1RST HRTIM_CPT1CR_TF1RST_Msk

#define	HRTIM_CPT1CR_TIMFCMP1_Pos (2U)

#define	HRTIM_CPT1CR_TIMFCMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMFCMP1_Pos)

#define	HRTIM_CPT1CR_TIMFCMP1 HRTIM_CPT1CR_TIMFCMP1_Msk

#define	HRTIM_CPT1CR_TIMFCMP2_Pos (3U)

#define	HRTIM_CPT1CR_TIMFCMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMFCMP2_Pos)

#define	HRTIM_CPT1CR_TIMFCMP2 HRTIM_CPT1CR_TIMFCMP2_Msk

#define	HRTIM_CPT1CR_TA1SET_Pos (12U)

#define	HRTIM_CPT1CR_TA1SET_Msk (0x1UL << HRTIM_CPT1CR_TA1SET_Pos)

#define	HRTIM_CPT1CR_TA1SET HRTIM_CPT1CR_TA1SET_Msk

#define	HRTIM_CPT1CR_TA1RST_Pos (13U)

#define	HRTIM_CPT1CR_TA1RST_Msk (0x1UL << HRTIM_CPT1CR_TA1RST_Pos)

#define	HRTIM_CPT1CR_TA1RST HRTIM_CPT1CR_TA1RST_Msk

#define	HRTIM_CPT1CR_TIMACMP1_Pos (14U)

#define	HRTIM_CPT1CR_TIMACMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMACMP1_Pos)

#define	HRTIM_CPT1CR_TIMACMP1 HRTIM_CPT1CR_TIMACMP1_Msk

#define	HRTIM_CPT1CR_TIMACMP2_Pos (15U)

#define	HRTIM_CPT1CR_TIMACMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMACMP2_Pos)

#define	HRTIM_CPT1CR_TIMACMP2 HRTIM_CPT1CR_TIMACMP2_Msk

#define	HRTIM_CPT1CR_TB1SET_Pos (16U)

#define	HRTIM_CPT1CR_TB1SET_Msk (0x1UL << HRTIM_CPT1CR_TB1SET_Pos)

#define	HRTIM_CPT1CR_TB1SET HRTIM_CPT1CR_TB1SET_Msk

#define	HRTIM_CPT1CR_TB1RST_Pos (17U)

#define	HRTIM_CPT1CR_TB1RST_Msk (0x1UL << HRTIM_CPT1CR_TB1RST_Pos)

#define	HRTIM_CPT1CR_TB1RST HRTIM_CPT1CR_TB1RST_Msk

#define	HRTIM_CPT1CR_TIMBCMP1_Pos (18U)

#define	HRTIM_CPT1CR_TIMBCMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMBCMP1_Pos)

#define	HRTIM_CPT1CR_TIMBCMP1 HRTIM_CPT1CR_TIMBCMP1_Msk

#define	HRTIM_CPT1CR_TIMBCMP2_Pos (19U)

#define	HRTIM_CPT1CR_TIMBCMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMBCMP2_Pos)

#define	HRTIM_CPT1CR_TIMBCMP2 HRTIM_CPT1CR_TIMBCMP2_Msk

#define	HRTIM_CPT1CR_TC1SET_Pos (20U)

#define	HRTIM_CPT1CR_TC1SET_Msk (0x1UL << HRTIM_CPT1CR_TC1SET_Pos)

#define	HRTIM_CPT1CR_TC1SET HRTIM_CPT1CR_TC1SET_Msk

#define	HRTIM_CPT1CR_TC1RST_Pos (21U)

#define	HRTIM_CPT1CR_TC1RST_Msk (0x1UL << HRTIM_CPT1CR_TC1RST_Pos)

#define	HRTIM_CPT1CR_TC1RST HRTIM_CPT1CR_TC1RST_Msk

#define	HRTIM_CPT1CR_TIMCCMP1_Pos (22U)

#define	HRTIM_CPT1CR_TIMCCMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMCCMP1_Pos)

#define	HRTIM_CPT1CR_TIMCCMP1 HRTIM_CPT1CR_TIMCCMP1_Msk

#define	HRTIM_CPT1CR_TIMCCMP2_Pos (23U)

#define	HRTIM_CPT1CR_TIMCCMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMCCMP2_Pos)

#define	HRTIM_CPT1CR_TIMCCMP2 HRTIM_CPT1CR_TIMCCMP2_Msk

#define	HRTIM_CPT1CR_TD1SET_Pos (24U)

#define	HRTIM_CPT1CR_TD1SET_Msk (0x1UL << HRTIM_CPT1CR_TD1SET_Pos)

#define	HRTIM_CPT1CR_TD1SET HRTIM_CPT1CR_TD1SET_Msk

#define	HRTIM_CPT1CR_TD1RST_Pos (25U)

#define	HRTIM_CPT1CR_TD1RST_Msk (0x1UL << HRTIM_CPT1CR_TD1RST_Pos)

#define	HRTIM_CPT1CR_TD1RST HRTIM_CPT1CR_TD1RST_Msk

#define	HRTIM_CPT1CR_TIMDCMP1_Pos (26U)

#define	HRTIM_CPT1CR_TIMDCMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMDCMP1_Pos)

#define	HRTIM_CPT1CR_TIMDCMP1 HRTIM_CPT1CR_TIMDCMP1_Msk

#define	HRTIM_CPT1CR_TIMDCMP2_Pos (27U)

#define	HRTIM_CPT1CR_TIMDCMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMDCMP2_Pos)

#define	HRTIM_CPT1CR_TIMDCMP2 HRTIM_CPT1CR_TIMDCMP2_Msk

#define	HRTIM_CPT1CR_TE1SET_Pos (28U)

#define	HRTIM_CPT1CR_TE1SET_Msk (0x1UL << HRTIM_CPT1CR_TE1SET_Pos)

#define	HRTIM_CPT1CR_TE1SET HRTIM_CPT1CR_TE1SET_Msk

#define	HRTIM_CPT1CR_TE1RST_Pos (29U)

#define	HRTIM_CPT1CR_TE1RST_Msk (0x1UL << HRTIM_CPT1CR_TE1RST_Pos)

#define	HRTIM_CPT1CR_TE1RST HRTIM_CPT1CR_TE1RST_Msk

#define	HRTIM_CPT1CR_TIMECMP1_Pos (30U)

#define	HRTIM_CPT1CR_TIMECMP1_Msk (0x1UL << HRTIM_CPT1CR_TIMECMP1_Pos)

#define	HRTIM_CPT1CR_TIMECMP1 HRTIM_CPT1CR_TIMECMP1_Msk

#define	HRTIM_CPT1CR_TIMECMP2_Pos (31U)

#define	HRTIM_CPT1CR_TIMECMP2_Msk (0x1UL << HRTIM_CPT1CR_TIMECMP2_Pos)

#define	HRTIM_CPT1CR_TIMECMP2 HRTIM_CPT1CR_TIMECMP2_Msk

#define	HRTIM_CPT2CR_SWCPT_Pos (0U)

#define	HRTIM_CPT2CR_SWCPT_Msk (0x1UL << HRTIM_CPT2CR_SWCPT_Pos)

#define	HRTIM_CPT2CR_SWCPT HRTIM_CPT2CR_SWCPT_Msk

#define	HRTIM_CPT2CR_UPDCPT_Pos (1U)

#define	HRTIM_CPT2CR_UPDCPT_Msk (0x1UL << HRTIM_CPT2CR_UPDCPT_Pos)

#define	HRTIM_CPT2CR_UPDCPT HRTIM_CPT2CR_UPDCPT_Msk

#define	HRTIM_CPT2CR_EXEV1CPT_Pos (2U)

#define	HRTIM_CPT2CR_EXEV1CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV1CPT_Pos)

#define	HRTIM_CPT2CR_EXEV1CPT HRTIM_CPT2CR_EXEV1CPT_Msk

#define	HRTIM_CPT2CR_EXEV2CPT_Pos (3U)

#define	HRTIM_CPT2CR_EXEV2CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV2CPT_Pos)

#define	HRTIM_CPT2CR_EXEV2CPT HRTIM_CPT2CR_EXEV2CPT_Msk

#define	HRTIM_CPT2CR_EXEV3CPT_Pos (4U)

#define	HRTIM_CPT2CR_EXEV3CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV3CPT_Pos)

#define	HRTIM_CPT2CR_EXEV3CPT HRTIM_CPT2CR_EXEV3CPT_Msk

#define	HRTIM_CPT2CR_EXEV4CPT_Pos (5U)

#define	HRTIM_CPT2CR_EXEV4CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV4CPT_Pos)

#define	HRTIM_CPT2CR_EXEV4CPT HRTIM_CPT2CR_EXEV4CPT_Msk

#define	HRTIM_CPT2CR_EXEV5CPT_Pos (6U)

#define	HRTIM_CPT2CR_EXEV5CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV5CPT_Pos)

#define	HRTIM_CPT2CR_EXEV5CPT HRTIM_CPT2CR_EXEV5CPT_Msk

#define	HRTIM_CPT2CR_EXEV6CPT_Pos (7U)

#define	HRTIM_CPT2CR_EXEV6CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV6CPT_Pos)

#define	HRTIM_CPT2CR_EXEV6CPT HRTIM_CPT2CR_EXEV6CPT_Msk

#define	HRTIM_CPT2CR_EXEV7CPT_Pos (8U)

#define	HRTIM_CPT2CR_EXEV7CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV7CPT_Pos)

#define	HRTIM_CPT2CR_EXEV7CPT HRTIM_CPT2CR_EXEV7CPT_Msk

#define	HRTIM_CPT2CR_EXEV8CPT_Pos (9U)

#define	HRTIM_CPT2CR_EXEV8CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV8CPT_Pos)

#define	HRTIM_CPT2CR_EXEV8CPT HRTIM_CPT2CR_EXEV8CPT_Msk

#define	HRTIM_CPT2CR_EXEV9CPT_Pos (10U)

#define	HRTIM_CPT2CR_EXEV9CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV9CPT_Pos)

#define	HRTIM_CPT2CR_EXEV9CPT HRTIM_CPT2CR_EXEV9CPT_Msk

#define	HRTIM_CPT2CR_EXEV10CPT_Pos (11U)

#define	HRTIM_CPT2CR_EXEV10CPT_Msk (0x1UL << HRTIM_CPT2CR_EXEV10CPT_Pos)

#define	HRTIM_CPT2CR_EXEV10CPT HRTIM_CPT2CR_EXEV10CPT_Msk

#define	HRTIM_CPT2CR_TF1SET_Pos (0U)

#define	HRTIM_CPT2CR_TF1SET_Msk (0x1UL << HRTIM_CPT2CR_TF1SET_Pos)

#define	HRTIM_CPT2CR_TF1SET HRTIM_CPT2CR_TF1SET_Msk

#define	HRTIM_CPT2CR_TF1RST_Pos (1U)

#define	HRTIM_CPT2CR_TF1RST_Msk (0x1UL << HRTIM_CPT2CR_TF1RST_Pos)

#define	HRTIM_CPT2CR_TF1RST HRTIM_CPT2CR_TF1RST_Msk

#define	HRTIM_CPT2CR_TIMFCMP1_Pos (2U)

#define	HRTIM_CPT2CR_TIMFCMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMFCMP1_Pos)

#define	HRTIM_CPT2CR_TIMFCMP1 HRTIM_CPT2CR_TIMFCMP1_Msk

#define	HRTIM_CPT2CR_TIMFCMP2_Pos (3U)

#define	HRTIM_CPT2CR_TIMFCMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMFCMP2_Pos)

#define	HRTIM_CPT2CR_TIMFCMP2 HRTIM_CPT2CR_TIMFCMP2_Msk

#define	HRTIM_CPT2CR_TA1SET_Pos (12U)

#define	HRTIM_CPT2CR_TA1SET_Msk (0x1UL << HRTIM_CPT2CR_TA1SET_Pos)

#define	HRTIM_CPT2CR_TA1SET HRTIM_CPT2CR_TA1SET_Msk

#define	HRTIM_CPT2CR_TA1RST_Pos (13U)

#define	HRTIM_CPT2CR_TA1RST_Msk (0x1UL << HRTIM_CPT2CR_TA1RST_Pos)

#define	HRTIM_CPT2CR_TA1RST HRTIM_CPT2CR_TA1RST_Msk

#define	HRTIM_CPT2CR_TIMACMP1_Pos (14U)

#define	HRTIM_CPT2CR_TIMACMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMACMP1_Pos)

#define	HRTIM_CPT2CR_TIMACMP1 HRTIM_CPT2CR_TIMACMP1_Msk

#define	HRTIM_CPT2CR_TIMACMP2_Pos (15U)

#define	HRTIM_CPT2CR_TIMACMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMACMP2_Pos)

#define	HRTIM_CPT2CR_TIMACMP2 HRTIM_CPT2CR_TIMACMP2_Msk

#define	HRTIM_CPT2CR_TB1SET_Pos (16U)

#define	HRTIM_CPT2CR_TB1SET_Msk (0x1UL << HRTIM_CPT2CR_TB1SET_Pos)

#define	HRTIM_CPT2CR_TB1SET HRTIM_CPT2CR_TB1SET_Msk

#define	HRTIM_CPT2CR_TB1RST_Pos (17U)

#define	HRTIM_CPT2CR_TB1RST_Msk (0x1UL << HRTIM_CPT2CR_TB1RST_Pos)

#define	HRTIM_CPT2CR_TB1RST HRTIM_CPT2CR_TB1RST_Msk

#define	HRTIM_CPT2CR_TIMBCMP1_Pos (18U)

#define	HRTIM_CPT2CR_TIMBCMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMBCMP1_Pos)

#define	HRTIM_CPT2CR_TIMBCMP1 HRTIM_CPT2CR_TIMBCMP1_Msk

#define	HRTIM_CPT2CR_TIMBCMP2_Pos (19U)

#define	HRTIM_CPT2CR_TIMBCMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMBCMP2_Pos)

#define	HRTIM_CPT2CR_TIMBCMP2 HRTIM_CPT2CR_TIMBCMP2_Msk

#define	HRTIM_CPT2CR_TC1SET_Pos (20U)

#define	HRTIM_CPT2CR_TC1SET_Msk (0x1UL << HRTIM_CPT2CR_TC1SET_Pos)

#define	HRTIM_CPT2CR_TC1SET HRTIM_CPT2CR_TC1SET_Msk

#define	HRTIM_CPT2CR_TC1RST_Pos (21U)

#define	HRTIM_CPT2CR_TC1RST_Msk (0x1UL << HRTIM_CPT2CR_TC1RST_Pos)

#define	HRTIM_CPT2CR_TC1RST HRTIM_CPT2CR_TC1RST_Msk

#define	HRTIM_CPT2CR_TIMCCMP1_Pos (22U)

#define	HRTIM_CPT2CR_TIMCCMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMCCMP1_Pos)

#define	HRTIM_CPT2CR_TIMCCMP1 HRTIM_CPT2CR_TIMCCMP1_Msk

#define	HRTIM_CPT2CR_TIMCCMP2_Pos (23U)

#define	HRTIM_CPT2CR_TIMCCMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMCCMP2_Pos)

#define	HRTIM_CPT2CR_TIMCCMP2 HRTIM_CPT2CR_TIMCCMP2_Msk

#define	HRTIM_CPT2CR_TD1SET_Pos (24U)

#define	HRTIM_CPT2CR_TD1SET_Msk (0x1UL << HRTIM_CPT2CR_TD1SET_Pos)

#define	HRTIM_CPT2CR_TD1SET HRTIM_CPT2CR_TD1SET_Msk

#define	HRTIM_CPT2CR_TD1RST_Pos (25U)

#define	HRTIM_CPT2CR_TD1RST_Msk (0x1UL << HRTIM_CPT2CR_TD1RST_Pos)

#define	HRTIM_CPT2CR_TD1RST HRTIM_CPT2CR_TD1RST_Msk

#define	HRTIM_CPT2CR_TIMDCMP1_Pos (26U)

#define	HRTIM_CPT2CR_TIMDCMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMDCMP1_Pos)

#define	HRTIM_CPT2CR_TIMDCMP1 HRTIM_CPT2CR_TIMDCMP1_Msk

#define	HRTIM_CPT2CR_TIMDCMP2_Pos (27U)

#define	HRTIM_CPT2CR_TIMDCMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMDCMP2_Pos)

#define	HRTIM_CPT2CR_TIMDCMP2 HRTIM_CPT2CR_TIMDCMP2_Msk

#define	HRTIM_CPT2CR_TE1SET_Pos (28U)

#define	HRTIM_CPT2CR_TE1SET_Msk (0x1UL << HRTIM_CPT2CR_TE1SET_Pos)

#define	HRTIM_CPT2CR_TE1SET HRTIM_CPT2CR_TE1SET_Msk

#define	HRTIM_CPT2CR_TE1RST_Pos (29U)

#define	HRTIM_CPT2CR_TE1RST_Msk (0x1UL << HRTIM_CPT2CR_TE1RST_Pos)

#define	HRTIM_CPT2CR_TE1RST HRTIM_CPT2CR_TE1RST_Msk

#define	HRTIM_CPT2CR_TIMECMP1_Pos (30U)

#define	HRTIM_CPT2CR_TIMECMP1_Msk (0x1UL << HRTIM_CPT2CR_TIMECMP1_Pos)

#define	HRTIM_CPT2CR_TIMECMP1 HRTIM_CPT2CR_TIMECMP1_Msk

#define	HRTIM_CPT2CR_TIMECMP2_Pos (31U)

#define	HRTIM_CPT2CR_TIMECMP2_Msk (0x1UL << HRTIM_CPT2CR_TIMECMP2_Pos)

#define	HRTIM_CPT2CR_TIMECMP2 HRTIM_CPT2CR_TIMECMP2_Msk

#define	HRTIM_OUTR_POL1_Pos (1U)

#define	HRTIM_OUTR_POL1_Msk (0x1UL << HRTIM_OUTR_POL1_Pos)

#define	HRTIM_OUTR_POL1 HRTIM_OUTR_POL1_Msk

#define	HRTIM_OUTR_IDLM1_Pos (2U)

#define	HRTIM_OUTR_IDLM1_Msk (0x1UL << HRTIM_OUTR_IDLM1_Pos)

#define	HRTIM_OUTR_IDLM1 HRTIM_OUTR_IDLM1_Msk

#define	HRTIM_OUTR_IDLES1_Pos (3U)

#define	HRTIM_OUTR_IDLES1_Msk (0x1UL << HRTIM_OUTR_IDLES1_Pos)

#define	HRTIM_OUTR_IDLES1 HRTIM_OUTR_IDLES1_Msk

#define	HRTIM_OUTR_FAULT1_Pos (4U)

#define	HRTIM_OUTR_FAULT1_Msk (0x3UL << HRTIM_OUTR_FAULT1_Pos)

#define	HRTIM_OUTR_FAULT1 HRTIM_OUTR_FAULT1_Msk

#define	HRTIM_OUTR_FAULT1_0 (0x1UL << HRTIM_OUTR_FAULT1_Pos)

#define	HRTIM_OUTR_FAULT1_1 (0x2UL << HRTIM_OUTR_FAULT1_Pos)

#define	HRTIM_OUTR_CHP1_Pos (6U)

#define	HRTIM_OUTR_CHP1_Msk (0x1UL << HRTIM_OUTR_CHP1_Pos)

#define	HRTIM_OUTR_CHP1 HRTIM_OUTR_CHP1_Msk

#define	HRTIM_OUTR_DIDL1_Pos (7U)

#define	HRTIM_OUTR_DIDL1_Msk (0x1UL << HRTIM_OUTR_DIDL1_Pos)

#define	HRTIM_OUTR_DIDL1 HRTIM_OUTR_DIDL1_Msk

#define	HRTIM_OUTR_DTEN_Pos (8U)

#define	HRTIM_OUTR_DTEN_Msk (0x1UL << HRTIM_OUTR_DTEN_Pos)

#define	HRTIM_OUTR_DTEN HRTIM_OUTR_DTEN_Msk

#define	HRTIM_OUTR_DLYPRTEN_Pos (9U)

#define	HRTIM_OUTR_DLYPRTEN_Msk (0x1UL << HRTIM_OUTR_DLYPRTEN_Pos)

#define	HRTIM_OUTR_DLYPRTEN HRTIM_OUTR_DLYPRTEN_Msk

#define	HRTIM_OUTR_DLYPRT_Pos (10U)

#define	HRTIM_OUTR_DLYPRT_Msk (0x7UL << HRTIM_OUTR_DLYPRT_Pos)

#define	HRTIM_OUTR_DLYPRT HRTIM_OUTR_DLYPRT_Msk

#define	HRTIM_OUTR_DLYPRT_0 (0x1UL << HRTIM_OUTR_DLYPRT_Pos)

#define	HRTIM_OUTR_DLYPRT_1 (0x2UL << HRTIM_OUTR_DLYPRT_Pos)

#define	HRTIM_OUTR_DLYPRT_2 (0x4UL << HRTIM_OUTR_DLYPRT_Pos)

#define	HRTIM_OUTR_BIAR_Pos (14U)

#define	HRTIM_OUTR_BIAR_Msk (0x1UL << HRTIM_OUTR_BIAR_Pos)

#define	HRTIM_OUTR_BIAR HRTIM_OUTR_BIAR_Msk

#define	HRTIM_OUTR_POL2_Pos (17U)

#define	HRTIM_OUTR_POL2_Msk (0x1UL << HRTIM_OUTR_POL2_Pos)

#define	HRTIM_OUTR_POL2 HRTIM_OUTR_POL2_Msk

#define	HRTIM_OUTR_IDLM2_Pos (18U)

#define	HRTIM_OUTR_IDLM2_Msk (0x1UL << HRTIM_OUTR_IDLM2_Pos)

#define	HRTIM_OUTR_IDLM2 HRTIM_OUTR_IDLM2_Msk

#define	HRTIM_OUTR_IDLES2_Pos (19U)

#define	HRTIM_OUTR_IDLES2_Msk (0x1UL << HRTIM_OUTR_IDLES2_Pos)

#define	HRTIM_OUTR_IDLES2 HRTIM_OUTR_IDLES2_Msk

#define	HRTIM_OUTR_FAULT2_Pos (20U)

#define	HRTIM_OUTR_FAULT2_Msk (0x3UL << HRTIM_OUTR_FAULT2_Pos)

#define	HRTIM_OUTR_FAULT2 HRTIM_OUTR_FAULT2_Msk

#define	HRTIM_OUTR_FAULT2_0 (0x1UL << HRTIM_OUTR_FAULT2_Pos)

#define	HRTIM_OUTR_FAULT2_1 (0x2UL << HRTIM_OUTR_FAULT2_Pos)

#define	HRTIM_OUTR_CHP2_Pos (22U)

#define	HRTIM_OUTR_CHP2_Msk (0x1UL << HRTIM_OUTR_CHP2_Pos)

#define	HRTIM_OUTR_CHP2 HRTIM_OUTR_CHP2_Msk

#define	HRTIM_OUTR_DIDL2_Pos (23U)

#define	HRTIM_OUTR_DIDL2_Msk (0x1UL << HRTIM_OUTR_DIDL2_Pos)

#define	HRTIM_OUTR_DIDL2 HRTIM_OUTR_DIDL2_Msk

#define	HRTIM_FLTR_FLT1EN_Pos (0U)

#define	HRTIM_FLTR_FLT1EN_Msk (0x1UL << HRTIM_FLTR_FLT1EN_Pos)

#define	HRTIM_FLTR_FLT1EN HRTIM_FLTR_FLT1EN_Msk

#define	HRTIM_FLTR_FLT2EN_Pos (1U)

#define	HRTIM_FLTR_FLT2EN_Msk (0x1UL << HRTIM_FLTR_FLT2EN_Pos)

#define	HRTIM_FLTR_FLT2EN HRTIM_FLTR_FLT2EN_Msk

#define	HRTIM_FLTR_FLT3EN_Pos (2U)

#define	HRTIM_FLTR_FLT3EN_Msk (0x1UL << HRTIM_FLTR_FLT3EN_Pos)

#define	HRTIM_FLTR_FLT3EN HRTIM_FLTR_FLT3EN_Msk

#define	HRTIM_FLTR_FLT4EN_Pos (3U)

#define	HRTIM_FLTR_FLT4EN_Msk (0x1UL << HRTIM_FLTR_FLT4EN_Pos)

#define	HRTIM_FLTR_FLT4EN HRTIM_FLTR_FLT4EN_Msk

#define	HRTIM_FLTR_FLT5EN_Pos (4U)

#define	HRTIM_FLTR_FLT5EN_Msk (0x1UL << HRTIM_FLTR_FLT5EN_Pos)

#define	HRTIM_FLTR_FLT5EN HRTIM_FLTR_FLT5EN_Msk

#define	HRTIM_FLTR_FLT6EN_Pos (5U)

#define	HRTIM_FLTR_FLT6EN_Msk (0x1UL << HRTIM_FLTR_FLT6EN_Pos)

#define	HRTIM_FLTR_FLT6EN HRTIM_FLTR_FLT6EN_Msk

#define	HRTIM_FLTR_FLTLCK_Pos (31U)

#define	HRTIM_FLTR_FLTLCK_Msk (0x1UL << HRTIM_FLTR_FLTLCK_Pos)

#define	HRTIM_FLTR_FLTLCK HRTIM_FLTR_FLTLCK_Msk

#define	HRTIM_TIMCR2_DCDE_Pos (0U)

#define	HRTIM_TIMCR2_DCDE_Msk (0x1UL << HRTIM_TIMCR2_DCDE_Pos)

#define	HRTIM_TIMCR2_DCDE HRTIM_TIMCR2_DCDE_Msk

#define	HRTIM_TIMCR2_DCDS_Pos (1U)

#define	HRTIM_TIMCR2_DCDS_Msk (0x1UL << HRTIM_TIMCR2_DCDS_Pos)

#define	HRTIM_TIMCR2_DCDS HRTIM_TIMCR2_DCDS_Msk

#define	HRTIM_TIMCR2_DCDR_Pos (2U)

#define	HRTIM_TIMCR2_DCDR_Msk (0x1UL << HRTIM_TIMCR2_DCDR_Pos)

#define	HRTIM_TIMCR2_DCDR HRTIM_TIMCR2_DCDR_Msk

#define	HRTIM_TIMCR2_UDM_Pos (4U)

#define	HRTIM_TIMCR2_UDM_Msk (0x1UL << HRTIM_TIMCR2_UDM_Pos)

#define	HRTIM_TIMCR2_UDM HRTIM_TIMCR2_UDM_Msk

#define	HRTIM_TIMCR2_ROM_Pos (6U)

#define	HRTIM_TIMCR2_ROM_Msk (0x3UL << HRTIM_TIMCR2_ROM_Pos)

#define	HRTIM_TIMCR2_ROM HRTIM_TIMCR2_ROM_Msk

#define	HRTIM_TIMCR2_ROM_0 (0x1UL << HRTIM_TIMCR2_ROM_Pos)

#define	HRTIM_TIMCR2_ROM_1 (0x2UL << HRTIM_TIMCR2_ROM_Pos)

#define	HRTIM_TIMCR2_OUTROM_Pos (8U)

#define	HRTIM_TIMCR2_OUTROM_Msk (0x3UL << HRTIM_TIMCR2_OUTROM_Pos)

#define	HRTIM_TIMCR2_OUTROM HRTIM_TIMCR2_OUTROM_Msk

#define	HRTIM_TIMCR2_OUTROM_0 (0x1UL << HRTIM_TIMCR2_OUTROM_Pos)

#define	HRTIM_TIMCR2_OUTROM_1 (0x2UL << HRTIM_TIMCR2_OUTROM_Pos)

#define	HRTIM_TIMCR2_ADROM_Pos (10U)

#define	HRTIM_TIMCR2_ADROM_Msk (0x3UL << HRTIM_TIMCR2_ADROM_Pos)

#define	HRTIM_TIMCR2_ADROM HRTIM_TIMCR2_ADROM_Msk

#define	HRTIM_TIMCR2_ADROM_0 (0x1UL << HRTIM_TIMCR2_ADROM_Pos)

#define	HRTIM_TIMCR2_ADROM_1 (0x2UL << HRTIM_TIMCR2_ADROM_Pos)

#define	HRTIM_TIMCR2_BMROM_Pos (12U)

#define	HRTIM_TIMCR2_BMROM_Msk (0x3UL << HRTIM_TIMCR2_BMROM_Pos)

#define	HRTIM_TIMCR2_BMROM HRTIM_TIMCR2_BMROM_Msk

#define	HRTIM_TIMCR2_BMROM_0 (0x1UL << HRTIM_TIMCR2_BMROM_Pos)

#define	HRTIM_TIMCR2_BMROM_1 (0x2UL << HRTIM_TIMCR2_BMROM_Pos)

#define	HRTIM_TIMCR2_FEROM_Pos (14U)

#define	HRTIM_TIMCR2_FEROM_Msk (0x3UL << HRTIM_TIMCR2_FEROM_Pos)

#define	HRTIM_TIMCR2_FEROM HRTIM_TIMCR2_FEROM_Msk

#define	HRTIM_TIMCR2_FEROM_0 (0x1UL << HRTIM_TIMCR2_FEROM_Pos)

#define	HRTIM_TIMCR2_FEROM_1 (0x2UL << HRTIM_TIMCR2_FEROM_Pos)

#define	HRTIM_TIMCR2_GTCMP1_Pos (16U)

#define	HRTIM_TIMCR2_GTCMP1_Msk (0x1UL << HRTIM_TIMCR2_GTCMP1_Pos)

#define	HRTIM_TIMCR2_GTCMP1 HRTIM_TIMCR2_GTCMP1_Msk

#define	HRTIM_TIMCR2_GTCMP3_Pos (17U)

#define	HRTIM_TIMCR2_GTCMP3_Msk (0x1UL << HRTIM_TIMCR2_GTCMP3_Pos)

#define	HRTIM_TIMCR2_GTCMP3 HRTIM_TIMCR2_GTCMP3_Msk

#define	HRTIM_TIMCR2_TRGHLF_Pos (20U)

#define	HRTIM_TIMCR2_TRGHLF_Msk (0x1UL << HRTIM_TIMCR2_TRGHLF_Pos)

#define	HRTIM_TIMCR2_TRGHLF HRTIM_TIMCR2_TRGHLF_Msk

#define	HRTIM_EEFR3_EEVACE_Pos (0U)

#define	HRTIM_EEFR3_EEVACE_Msk (0x1UL << HRTIM_EEFR3_EEVACE_Pos)

#define	HRTIM_EEFR3_EEVACE HRTIM_EEFR3_EEVACE_Msk

#define	HRTIM_EEFR3_EEVACRES_Pos (1U)

#define	HRTIM_EEFR3_EEVACRES_Msk (0x1UL << HRTIM_EEFR3_EEVACRES_Pos)

#define	HRTIM_EEFR3_EEVACRES HRTIM_EEFR3_EEVACRES_Msk

#define	HRTIM_EEFR3_EEVARSTM_Pos (2U)

#define	HRTIM_EEFR3_EEVARSTM_Msk (0x1UL << HRTIM_EEFR3_EEVARSTM_Pos)

#define	HRTIM_EEFR3_EEVARSTM HRTIM_EEFR3_EEVARSTM_Msk

#define	HRTIM_EEFR3_EEVASEL_Pos (4U)

#define	HRTIM_EEFR3_EEVASEL_Msk (0xFUL << HRTIM_EEFR3_EEVASEL_Pos)

#define	HRTIM_EEFR3_EEVASEL HRTIM_EEFR3_EEVASEL_Msk

#define	HRTIM_EEFR3_EEVASEL_0 (0x1UL << HRTIM_EEFR3_EEVASEL_Pos)

#define	HRTIM_EEFR3_EEVASEL_1 (0x2UL << HRTIM_EEFR3_EEVASEL_Pos)

#define	HRTIM_EEFR3_EEVASEL_2 (0x4UL << HRTIM_EEFR3_EEVASEL_Pos)

#define	HRTIM_EEFR3_EEVASEL_3 (0x8UL << HRTIM_EEFR3_EEVASEL_Pos)

#define	HRTIM_EEFR3_EEVACNT_Pos (8U)

#define	HRTIM_EEFR3_EEVACNT_Msk (0x3FUL << HRTIM_EEFR3_EEVACNT_Pos)

#define	HRTIM_EEFR3_EEVACNT HRTIM_EEFR3_EEVACNT_Msk

#define	HRTIM_EEFR3_EEVACNT_0 (0x1UL << HRTIM_EEFR3_EEVACNT_Pos)

#define	HRTIM_EEFR3_EEVACNT_1 (0x2UL << HRTIM_EEFR3_EEVACNT_Pos)

#define	HRTIM_EEFR3_EEVACNT_2 (0x4UL << HRTIM_EEFR3_EEVACNT_Pos)

#define	HRTIM_EEFR3_EEVACNT_3 (0x8UL << HRTIM_EEFR3_EEVACNT_Pos)

#define	HRTIM_EEFR3_EEVACNT_4 (0x10UL << HRTIM_EEFR3_EEVACNT_Pos)

#define	HRTIM_EEFR3_EEVACNT_5 (0x20UL << HRTIM_EEFR3_EEVACNT_Pos)

#define	HRTIM_EEFR3_EEVBCE_Pos (16U)

#define	HRTIM_EEFR3_EEVBCE_Msk (0x1UL << HRTIM_EEFR3_EEVBCE_Pos)

#define	HRTIM_EEFR3_EEVBCE HRTIM_EEFR3_EEVBCE_Msk

#define	HRTIM_EEFR3_EEVBCRES_Pos (17U)

#define	HRTIM_EEFR3_EEVBCRES_Msk (0x1UL << HRTIM_EEFR3_EEVBCRES_Pos)

#define	HRTIM_EEFR3_EEVBCRES HRTIM_EEFR3_EEVBCRES_Msk

#define	HRTIM_EEFR3_EEVBRSTM_Pos (18U)

#define	HRTIM_EEFR3_EEVBRSTM_Msk (0x1UL << HRTIM_EEFR3_EEVBRSTM_Pos)

#define	HRTIM_EEFR3_EEVBRSTM HRTIM_EEFR3_EEVBRSTM_Msk

#define	HRTIM_EEFR3_EEVBSEL_Pos (20U)

#define	HRTIM_EEFR3_EEVBSEL_Msk (0xFUL << HRTIM_EEFR3_EEVBSEL_Pos)

#define	HRTIM_EEFR3_EEVBSEL HRTIM_EEFR3_EEVBSEL_Msk

#define	HRTIM_EEFR3_EEVBSEL_0 (0x1UL << HRTIM_EEFR3_EEVBSEL_Pos)

#define	HRTIM_EEFR3_EEVBSEL_1 (0x2UL << HRTIM_EEFR3_EEVBSEL_Pos)

#define	HRTIM_EEFR3_EEVBSEL_2 (0x4UL << HRTIM_EEFR3_EEVBSEL_Pos)

#define	HRTIM_EEFR3_EEVBSEL_3 (0x8UL << HRTIM_EEFR3_EEVBSEL_Pos)

#define	HRTIM_EEFR3_EEVBCNT_Pos (24U)

#define	HRTIM_EEFR3_EEVBCNT_Msk (0x3FUL << HRTIM_EEFR3_EEVBCNT_Pos)

#define	HRTIM_EEFR3_EEVBCNT HRTIM_EEFR3_EEVBCNT_Msk

#define	HRTIM_EEFR3_EEVBCNT_0 (0x1UL << HRTIM_EEFR3_EEVBCNT_Pos)

#define	HRTIM_EEFR3_EEVBCNT_1 (0x2UL << HRTIM_EEFR3_EEVBCNT_Pos)

#define	HRTIM_EEFR3_EEVBCNT_2 (0x4UL << HRTIM_EEFR3_EEVBCNT_Pos)

#define	HRTIM_EEFR3_EEVBCNT_3 (0x8UL << HRTIM_EEFR3_EEVBCNT_Pos)

#define	HRTIM_EEFR3_EEVBCNT_4 (0x10UL << HRTIM_EEFR3_EEVACNT_Pos)

#define	HRTIM_EEFR3_EEVBCNT_5 (0x20UL << HRTIM_EEFR3_EEVACNT_Pos)

#define	HRTIM_CR1_MUDIS_Pos (0U)

#define	HRTIM_CR1_MUDIS_Msk (0x1UL << HRTIM_CR1_MUDIS_Pos)

#define	HRTIM_CR1_MUDIS HRTIM_CR1_MUDIS_Msk

#define	HRTIM_CR1_TAUDIS_Pos (1U)

#define	HRTIM_CR1_TAUDIS_Msk (0x1UL << HRTIM_CR1_TAUDIS_Pos)

#define	HRTIM_CR1_TAUDIS HRTIM_CR1_TAUDIS_Msk

#define	HRTIM_CR1_TBUDIS_Pos (2U)

#define	HRTIM_CR1_TBUDIS_Msk (0x1UL << HRTIM_CR1_TBUDIS_Pos)

#define	HRTIM_CR1_TBUDIS HRTIM_CR1_TBUDIS_Msk

#define	HRTIM_CR1_TCUDIS_Pos (3U)

#define	HRTIM_CR1_TCUDIS_Msk (0x1UL << HRTIM_CR1_TCUDIS_Pos)

#define	HRTIM_CR1_TCUDIS HRTIM_CR1_TCUDIS_Msk

#define	HRTIM_CR1_TDUDIS_Pos (4U)

#define	HRTIM_CR1_TDUDIS_Msk (0x1UL << HRTIM_CR1_TDUDIS_Pos)

#define	HRTIM_CR1_TDUDIS HRTIM_CR1_TDUDIS_Msk

#define	HRTIM_CR1_TEUDIS_Pos (5U)

#define	HRTIM_CR1_TEUDIS_Msk (0x1UL << HRTIM_CR1_TEUDIS_Pos)

#define	HRTIM_CR1_TEUDIS HRTIM_CR1_TEUDIS_Msk

#define	HRTIM_CR1_TFUDIS_Pos (6U)

#define	HRTIM_CR1_TFUDIS_Msk (0x1UL << HRTIM_CR1_TFUDIS_Pos)

#define	HRTIM_CR1_TFUDIS HRTIM_CR1_TFUDIS_Msk

#define	HRTIM_CR1_ADC1USRC_Pos (16U)

#define	HRTIM_CR1_ADC1USRC_Msk (0x7UL << HRTIM_CR1_ADC1USRC_Pos)

#define	HRTIM_CR1_ADC1USRC HRTIM_CR1_ADC1USRC_Msk

#define	HRTIM_CR1_ADC1USRC_0 (0x1UL << HRTIM_CR1_ADC1USRC_Pos)

#define	HRTIM_CR1_ADC1USRC_1 (0x2UL << HRTIM_CR1_ADC1USRC_Pos)

#define	HRTIM_CR1_ADC1USRC_2 (0x4UL << HRTIM_CR1_ADC1USRC_Pos)

#define	HRTIM_CR1_ADC2USRC_Pos (19U)

#define	HRTIM_CR1_ADC2USRC_Msk (0x7UL << HRTIM_CR1_ADC2USRC_Pos)

#define	HRTIM_CR1_ADC2USRC HRTIM_CR1_ADC2USRC_Msk

#define	HRTIM_CR1_ADC2USRC_0 (0x1UL << HRTIM_CR1_ADC2USRC_Pos)

#define	HRTIM_CR1_ADC2USRC_1 (0x2UL << HRTIM_CR1_ADC2USRC_Pos)

#define	HRTIM_CR1_ADC2USRC_2 (0x4UL << HRTIM_CR1_ADC2USRC_Pos)

#define	HRTIM_CR1_ADC3USRC_Pos (22U)

#define	HRTIM_CR1_ADC3USRC_Msk (0x7UL << HRTIM_CR1_ADC3USRC_Pos)

#define	HRTIM_CR1_ADC3USRC HRTIM_CR1_ADC3USRC_Msk

#define	HRTIM_CR1_ADC3USRC_0 (0x1UL << HRTIM_CR1_ADC3USRC_Pos)

#define	HRTIM_CR1_ADC3USRC_1 (0x2UL << HRTIM_CR1_ADC3USRC_Pos)

#define	HRTIM_CR1_ADC3USRC_2 (0x4UL << HRTIM_CR1_ADC3USRC_Pos)

#define	HRTIM_CR1_ADC4USRC_Pos (25U)

#define	HRTIM_CR1_ADC4USRC_Msk (0x7UL << HRTIM_CR1_ADC4USRC_Pos)

#define	HRTIM_CR1_ADC4USRC HRTIM_CR1_ADC4USRC_Msk

#define	HRTIM_CR1_ADC4USRC_0 (0x1UL << HRTIM_CR1_ADC4USRC_Pos)

#define	HRTIM_CR1_ADC4USRC_1 (0x2UL << HRTIM_CR1_ADC4USRC_Pos)

#define	HRTIM_CR1_ADC4USRC_2 (0x0UL << HRTIM_CR1_ADC4USRC_Pos)

#define	HRTIM_CR2_MSWU_Pos (0U)

#define	HRTIM_CR2_MSWU_Msk (0x1UL << HRTIM_CR2_MSWU_Pos)

#define	HRTIM_CR2_MSWU HRTIM_CR2_MSWU_Msk

#define	HRTIM_CR2_TASWU_Pos (1U)

#define	HRTIM_CR2_TASWU_Msk (0x1UL << HRTIM_CR2_TASWU_Pos)

#define	HRTIM_CR2_TASWU HRTIM_CR2_TASWU_Msk

#define	HRTIM_CR2_TBSWU_Pos (2U)

#define	HRTIM_CR2_TBSWU_Msk (0x1UL << HRTIM_CR2_TBSWU_Pos)

#define	HRTIM_CR2_TBSWU HRTIM_CR2_TBSWU_Msk

#define	HRTIM_CR2_TCSWU_Pos (3U)

#define	HRTIM_CR2_TCSWU_Msk (0x1UL << HRTIM_CR2_TCSWU_Pos)

#define	HRTIM_CR2_TCSWU HRTIM_CR2_TCSWU_Msk

#define	HRTIM_CR2_TDSWU_Pos (4U)

#define	HRTIM_CR2_TDSWU_Msk (0x1UL << HRTIM_CR2_TDSWU_Pos)

#define	HRTIM_CR2_TDSWU HRTIM_CR2_TDSWU_Msk

#define	HRTIM_CR2_TESWU_Pos (5U)

#define	HRTIM_CR2_TESWU_Msk (0x1UL << HRTIM_CR2_TESWU_Pos)

#define	HRTIM_CR2_TESWU HRTIM_CR2_TESWU_Msk

#define	HRTIM_CR2_TFSWU_Pos (6U)

#define	HRTIM_CR2_TFSWU_Msk (0x1UL << HRTIM_CR2_TFSWU_Pos)

#define	HRTIM_CR2_TFSWU HRTIM_CR2_TFSWU_Msk

#define	HRTIM_CR2_MRST_Pos (8U)

#define	HRTIM_CR2_MRST_Msk (0x1UL << HRTIM_CR2_MRST_Pos)

#define	HRTIM_CR2_MRST HRTIM_CR2_MRST_Msk

#define	HRTIM_CR2_TARST_Pos (9U)

#define	HRTIM_CR2_TARST_Msk (0x1UL << HRTIM_CR2_TARST_Pos)

#define	HRTIM_CR2_TARST HRTIM_CR2_TARST_Msk

#define	HRTIM_CR2_TBRST_Pos (10U)

#define	HRTIM_CR2_TBRST_Msk (0x1UL << HRTIM_CR2_TBRST_Pos)

#define	HRTIM_CR2_TBRST HRTIM_CR2_TBRST_Msk

#define	HRTIM_CR2_TCRST_Pos (11U)

#define	HRTIM_CR2_TCRST_Msk (0x1UL << HRTIM_CR2_TCRST_Pos)

#define	HRTIM_CR2_TCRST HRTIM_CR2_TCRST_Msk

#define	HRTIM_CR2_TDRST_Pos (12U)

#define	HRTIM_CR2_TDRST_Msk (0x1UL << HRTIM_CR2_TDRST_Pos)

#define	HRTIM_CR2_TDRST HRTIM_CR2_TDRST_Msk

#define	HRTIM_CR2_TERST_Pos (13U)

#define	HRTIM_CR2_TERST_Msk (0x1UL << HRTIM_CR2_TERST_Pos)

#define	HRTIM_CR2_TERST HRTIM_CR2_TERST_Msk

#define	HRTIM_CR2_TFRST_Pos (14U)

#define	HRTIM_CR2_TFRST_Msk (0x1UL << HRTIM_CR2_TFRST_Pos)

#define	HRTIM_CR2_TFRST HRTIM_CR2_TFRST_Msk

#define	HRTIM_CR2_SWPA_Pos (16U)

#define	HRTIM_CR2_SWPA_Msk (0x1UL << HRTIM_CR2_SWPA_Pos)

#define	HRTIM_CR2_SWPA HRTIM_CR2_SWPA_Msk

#define	HRTIM_CR2_SWPB_Pos (17U)

#define	HRTIM_CR2_SWPB_Msk (0x1UL << HRTIM_CR2_SWPB_Pos)

#define	HRTIM_CR2_SWPB HRTIM_CR2_SWPB_Msk

#define	HRTIM_CR2_SWPC_Pos (18U)

#define	HRTIM_CR2_SWPC_Msk (0x1UL << HRTIM_CR2_SWPC_Pos)

#define	HRTIM_CR2_SWPC HRTIM_CR2_SWPC_Msk

#define	HRTIM_CR2_SWPD_Pos (19U)

#define	HRTIM_CR2_SWPD_Msk (0x1UL << HRTIM_CR2_SWPD_Pos)

#define	HRTIM_CR2_SWPD HRTIM_CR2_SWPD_Msk

#define	HRTIM_CR2_SWPE_Pos (20U)

#define	HRTIM_CR2_SWPE_Msk (0x1UL << HRTIM_CR2_SWPE_Pos)

#define	HRTIM_CR2_SWPE HRTIM_CR2_SWPE_Msk

#define	HRTIM_CR2_SWPF_Pos (21U)

#define	HRTIM_CR2_SWPF_Msk (0x1UL << HRTIM_CR2_SWPF_Pos)

#define	HRTIM_CR2_SWPF HRTIM_CR2_SWPF_Msk

#define	HRTIM_ISR_FLT1_Pos (0U)

#define	HRTIM_ISR_FLT1_Msk (0x1UL << HRTIM_ISR_FLT1_Pos)

#define	HRTIM_ISR_FLT1 HRTIM_ISR_FLT1_Msk

#define	HRTIM_ISR_FLT2_Pos (1U)

#define	HRTIM_ISR_FLT2_Msk (0x1UL << HRTIM_ISR_FLT2_Pos)

#define	HRTIM_ISR_FLT2 HRTIM_ISR_FLT2_Msk

#define	HRTIM_ISR_FLT3_Pos (2U)

#define	HRTIM_ISR_FLT3_Msk (0x1UL << HRTIM_ISR_FLT3_Pos)

#define	HRTIM_ISR_FLT3 HRTIM_ISR_FLT3_Msk

#define	HRTIM_ISR_FLT4_Pos (3U)

#define	HRTIM_ISR_FLT4_Msk (0x1UL << HRTIM_ISR_FLT4_Pos)

#define	HRTIM_ISR_FLT4 HRTIM_ISR_FLT4_Msk

#define	HRTIM_ISR_FLT5_Pos (4U)

#define	HRTIM_ISR_FLT5_Msk (0x1UL << HRTIM_ISR_FLT5_Pos)

#define	HRTIM_ISR_FLT5 HRTIM_ISR_FLT5_Msk

#define	HRTIM_ISR_SYSFLT_Pos (5U)

#define	HRTIM_ISR_SYSFLT_Msk (0x1UL << HRTIM_ISR_SYSFLT_Pos)

#define	HRTIM_ISR_SYSFLT HRTIM_ISR_SYSFLT_Msk

#define	HRTIM_ISR_FLT6_Pos (6U)

#define	HRTIM_ISR_FLT6_Msk (0x1UL << HRTIM_ISR_FLT6_Pos)

#define	HRTIM_ISR_FLT6 HRTIM_ISR_FLT6_Msk

#define	HRTIM_ISR_DLLRDY_Pos (16U)

#define	HRTIM_ISR_DLLRDY_Msk (0x1UL << HRTIM_ISR_DLLRDY_Pos)

#define	HRTIM_ISR_DLLRDY HRTIM_ISR_DLLRDY_Msk

#define	HRTIM_ISR_BMPER_Pos (17U)

#define	HRTIM_ISR_BMPER_Msk (0x1UL << HRTIM_ISR_BMPER_Pos)

#define	HRTIM_ISR_BMPER HRTIM_ISR_BMPER_Msk

#define	HRTIM_ICR_FLT1C_Pos (0U)

#define	HRTIM_ICR_FLT1C_Msk (0x1UL << HRTIM_ICR_FLT1C_Pos)

#define	HRTIM_ICR_FLT1C HRTIM_ICR_FLT1C_Msk

#define	HRTIM_ICR_FLT2C_Pos (1U)

#define	HRTIM_ICR_FLT2C_Msk (0x1UL << HRTIM_ICR_FLT2C_Pos)

#define	HRTIM_ICR_FLT2C HRTIM_ICR_FLT2C_Msk

#define	HRTIM_ICR_FLT3C_Pos (2U)

#define	HRTIM_ICR_FLT3C_Msk (0x1UL << HRTIM_ICR_FLT3C_Pos)

#define	HRTIM_ICR_FLT3C HRTIM_ICR_FLT3C_Msk

#define	HRTIM_ICR_FLT4C_Pos (3U)

#define	HRTIM_ICR_FLT4C_Msk (0x1UL << HRTIM_ICR_FLT4C_Pos)

#define	HRTIM_ICR_FLT4C HRTIM_ICR_FLT4C_Msk

#define	HRTIM_ICR_FLT5C_Pos (4U)

#define	HRTIM_ICR_FLT5C_Msk (0x1UL << HRTIM_ICR_FLT5C_Pos)

#define	HRTIM_ICR_FLT5C HRTIM_ICR_FLT5C_Msk

#define	HRTIM_ICR_SYSFLTC_Pos (5U)

#define	HRTIM_ICR_SYSFLTC_Msk (0x1UL << HRTIM_ICR_SYSFLTC_Pos)

#define	HRTIM_ICR_SYSFLTC HRTIM_ICR_SYSFLTC_Msk

#define	HRTIM_ICR_FLT6C_Pos (6U)

#define	HRTIM_ICR_FLT6C_Msk (0x1UL << HRTIM_ICR_FLT6C_Pos)

#define	HRTIM_ICR_FLT6C HRTIM_ICR_FLT6C_Msk

#define	HRTIM_ICR_DLLRDYC_Pos (16U)

#define	HRTIM_ICR_DLLRDYC_Msk (0x1UL << HRTIM_ICR_DLLRDYC_Pos)

#define	HRTIM_ICR_DLLRDYC HRTIM_ICR_DLLRDYC_Msk

#define	HRTIM_ICR_BMPERC_Pos (17U)

#define	HRTIM_ICR_BMPERC_Msk (0x1UL << HRTIM_ICR_BMPERC_Pos)

#define	HRTIM_ICR_BMPERC HRTIM_ICR_BMPERC_Msk

#define	HRTIM_IER_FLT1_Pos (0U)

#define	HRTIM_IER_FLT1_Msk (0x1UL << HRTIM_IER_FLT1_Pos)

#define	HRTIM_IER_FLT1 HRTIM_IER_FLT1_Msk

#define	HRTIM_IER_FLT2_Pos (1U)

#define	HRTIM_IER_FLT2_Msk (0x1UL << HRTIM_IER_FLT2_Pos)

#define	HRTIM_IER_FLT2 HRTIM_IER_FLT2_Msk

#define	HRTIM_IER_FLT3_Pos (2U)

#define	HRTIM_IER_FLT3_Msk (0x1UL << HRTIM_IER_FLT3_Pos)

#define	HRTIM_IER_FLT3 HRTIM_IER_FLT3_Msk

#define	HRTIM_IER_FLT4_Pos (3U)

#define	HRTIM_IER_FLT4_Msk (0x1UL << HRTIM_IER_FLT4_Pos)

#define	HRTIM_IER_FLT4 HRTIM_IER_FLT4_Msk

#define	HRTIM_IER_FLT5_Pos (4U)

#define	HRTIM_IER_FLT5_Msk (0x1UL << HRTIM_IER_FLT5_Pos)

#define	HRTIM_IER_FLT5 HRTIM_IER_FLT5_Msk

#define	HRTIM_IER_SYSFLT_Pos (5U)

#define	HRTIM_IER_SYSFLT_Msk (0x1UL << HRTIM_IER_SYSFLT_Pos)

#define	HRTIM_IER_SYSFLT HRTIM_IER_SYSFLT_Msk

#define	HRTIM_IER_FLT6_Pos (6U)

#define	HRTIM_IER_FLT6_Msk (0x1UL << HRTIM_IER_FLT6_Pos)

#define	HRTIM_IER_FLT6 HRTIM_IER_FLT6_Msk

#define	HRTIM_IER_DLLRDY_Pos (16U)

#define	HRTIM_IER_DLLRDY_Msk (0x1UL << HRTIM_IER_DLLRDY_Pos)

#define	HRTIM_IER_DLLRDY HRTIM_IER_DLLRDY_Msk

#define	HRTIM_IER_BMPER_Pos (17U)

#define	HRTIM_IER_BMPER_Msk (0x1UL << HRTIM_IER_BMPER_Pos)

#define	HRTIM_IER_BMPER HRTIM_IER_BMPER_Msk

#define	HRTIM_OENR_TA1OEN_Pos (0U)

#define	HRTIM_OENR_TA1OEN_Msk (0x1UL << HRTIM_OENR_TA1OEN_Pos)

#define	HRTIM_OENR_TA1OEN HRTIM_OENR_TA1OEN_Msk

#define	HRTIM_OENR_TA2OEN_Pos (1U)

#define	HRTIM_OENR_TA2OEN_Msk (0x1UL << HRTIM_OENR_TA2OEN_Pos)

#define	HRTIM_OENR_TA2OEN HRTIM_OENR_TA2OEN_Msk

#define	HRTIM_OENR_TB1OEN_Pos (2U)

#define	HRTIM_OENR_TB1OEN_Msk (0x1UL << HRTIM_OENR_TB1OEN_Pos)

#define	HRTIM_OENR_TB1OEN HRTIM_OENR_TB1OEN_Msk

#define	HRTIM_OENR_TB2OEN_Pos (3U)

#define	HRTIM_OENR_TB2OEN_Msk (0x1UL << HRTIM_OENR_TB2OEN_Pos)

#define	HRTIM_OENR_TB2OEN HRTIM_OENR_TB2OEN_Msk

#define	HRTIM_OENR_TC1OEN_Pos (4U)

#define	HRTIM_OENR_TC1OEN_Msk (0x1UL << HRTIM_OENR_TC1OEN_Pos)

#define	HRTIM_OENR_TC1OEN HRTIM_OENR_TC1OEN_Msk

#define	HRTIM_OENR_TC2OEN_Pos (5U)

#define	HRTIM_OENR_TC2OEN_Msk (0x1UL << HRTIM_OENR_TC2OEN_Pos)

#define	HRTIM_OENR_TC2OEN HRTIM_OENR_TC2OEN_Msk

#define	HRTIM_OENR_TD1OEN_Pos (6U)

#define	HRTIM_OENR_TD1OEN_Msk (0x1UL << HRTIM_OENR_TD1OEN_Pos)

#define	HRTIM_OENR_TD1OEN HRTIM_OENR_TD1OEN_Msk

#define	HRTIM_OENR_TD2OEN_Pos (7U)

#define	HRTIM_OENR_TD2OEN_Msk (0x1UL << HRTIM_OENR_TD2OEN_Pos)

#define	HRTIM_OENR_TD2OEN HRTIM_OENR_TD2OEN_Msk

#define	HRTIM_OENR_TE1OEN_Pos (8U)

#define	HRTIM_OENR_TE1OEN_Msk (0x1UL << HRTIM_OENR_TE1OEN_Pos)

#define	HRTIM_OENR_TE1OEN HRTIM_OENR_TE1OEN_Msk

#define	HRTIM_OENR_TE2OEN_Pos (9U)

#define	HRTIM_OENR_TE2OEN_Msk (0x1UL << HRTIM_OENR_TE2OEN_Pos)

#define	HRTIM_OENR_TE2OEN HRTIM_OENR_TE2OEN_Msk

#define	HRTIM_OENR_TF1OEN_Pos (10U)

#define	HRTIM_OENR_TF1OEN_Msk (0x1UL << HRTIM_OENR_TF1OEN_Pos)

#define	HRTIM_OENR_TF1OEN HRTIM_OENR_TF1OEN_Msk

#define	HRTIM_OENR_TF2OEN_Pos (11U)

#define	HRTIM_OENR_TF2OEN_Msk (0x1UL << HRTIM_OENR_TF2OEN_Pos)

#define	HRTIM_OENR_TF2OEN HRTIM_OENR_TF2OEN_Msk

#define	HRTIM_ODISR_TA1ODIS_Pos (0U)

#define	HRTIM_ODISR_TA1ODIS_Msk (0x1UL << HRTIM_ODISR_TA1ODIS_Pos)

#define	HRTIM_ODISR_TA1ODIS HRTIM_ODISR_TA1ODIS_Msk

#define	HRTIM_ODISR_TA2ODIS_Pos (1U)

#define	HRTIM_ODISR_TA2ODIS_Msk (0x1UL << HRTIM_ODISR_TA2ODIS_Pos)

#define	HRTIM_ODISR_TA2ODIS HRTIM_ODISR_TA2ODIS_Msk

#define	HRTIM_ODISR_TB1ODIS_Pos (2U)

#define	HRTIM_ODISR_TB1ODIS_Msk (0x1UL << HRTIM_ODISR_TB1ODIS_Pos)

#define	HRTIM_ODISR_TB1ODIS HRTIM_ODISR_TB1ODIS_Msk

#define	HRTIM_ODISR_TB2ODIS_Pos (3U)

#define	HRTIM_ODISR_TB2ODIS_Msk (0x1UL << HRTIM_ODISR_TB2ODIS_Pos)

#define	HRTIM_ODISR_TB2ODIS HRTIM_ODISR_TB2ODIS_Msk

#define	HRTIM_ODISR_TC1ODIS_Pos (4U)

#define	HRTIM_ODISR_TC1ODIS_Msk (0x1UL << HRTIM_ODISR_TC1ODIS_Pos)

#define	HRTIM_ODISR_TC1ODIS HRTIM_ODISR_TC1ODIS_Msk

#define	HRTIM_ODISR_TC2ODIS_Pos (5U)

#define	HRTIM_ODISR_TC2ODIS_Msk (0x1UL << HRTIM_ODISR_TC2ODIS_Pos)

#define	HRTIM_ODISR_TC2ODIS HRTIM_ODISR_TC2ODIS_Msk

#define	HRTIM_ODISR_TD1ODIS_Pos (6U)

#define	HRTIM_ODISR_TD1ODIS_Msk (0x1UL << HRTIM_ODISR_TD1ODIS_Pos)

#define	HRTIM_ODISR_TD1ODIS HRTIM_ODISR_TD1ODIS_Msk

#define	HRTIM_ODISR_TD2ODIS_Pos (7U)

#define	HRTIM_ODISR_TD2ODIS_Msk (0x1UL << HRTIM_ODISR_TD2ODIS_Pos)

#define	HRTIM_ODISR_TD2ODIS HRTIM_ODISR_TD2ODIS_Msk

#define	HRTIM_ODISR_TE1ODIS_Pos (8U)

#define	HRTIM_ODISR_TE1ODIS_Msk (0x1UL << HRTIM_ODISR_TE1ODIS_Pos)

#define	HRTIM_ODISR_TE1ODIS HRTIM_ODISR_TE1ODIS_Msk

#define	HRTIM_ODISR_TE2ODIS_Pos (9U)

#define	HRTIM_ODISR_TE2ODIS_Msk (0x1UL << HRTIM_ODISR_TE2ODIS_Pos)

#define	HRTIM_ODISR_TE2ODIS HRTIM_ODISR_TE2ODIS_Msk

#define	HRTIM_ODISR_TF1ODIS_Pos (10U)

#define	HRTIM_ODISR_TF1ODIS_Msk (0x1UL << HRTIM_ODISR_TF1ODIS_Pos)

#define	HRTIM_ODISR_TF1ODIS HRTIM_ODISR_TF1ODIS_Msk

#define	HRTIM_ODISR_TF2ODIS_Pos (11U)

#define	HRTIM_ODISR_TF2ODIS_Msk (0x1UL << HRTIM_ODISR_TF2ODIS_Pos)

#define	HRTIM_ODISR_TF2ODIS HRTIM_ODISR_TF2ODIS_Msk

#define	HRTIM_ODSR_TA1ODS_Pos (0U)

#define	HRTIM_ODSR_TA1ODS_Msk (0x1UL << HRTIM_ODSR_TA1ODS_Pos)

#define	HRTIM_ODSR_TA1ODS HRTIM_ODSR_TA1ODS_Msk

#define	HRTIM_ODSR_TA2ODS_Pos (1U)

#define	HRTIM_ODSR_TA2ODS_Msk (0x1UL << HRTIM_ODSR_TA2ODS_Pos)

#define	HRTIM_ODSR_TA2ODS HRTIM_ODSR_TA2ODS_Msk

#define	HRTIM_ODSR_TB1ODS_Pos (2U)

#define	HRTIM_ODSR_TB1ODS_Msk (0x1UL << HRTIM_ODSR_TB1ODS_Pos)

#define	HRTIM_ODSR_TB1ODS HRTIM_ODSR_TB1ODS_Msk

#define	HRTIM_ODSR_TB2ODS_Pos (3U)

#define	HRTIM_ODSR_TB2ODS_Msk (0x1UL << HRTIM_ODSR_TB2ODS_Pos)

#define	HRTIM_ODSR_TB2ODS HRTIM_ODSR_TB2ODS_Msk

#define	HRTIM_ODSR_TC1ODS_Pos (4U)

#define	HRTIM_ODSR_TC1ODS_Msk (0x1UL << HRTIM_ODSR_TC1ODS_Pos)

#define	HRTIM_ODSR_TC1ODS HRTIM_ODSR_TC1ODS_Msk

#define	HRTIM_ODSR_TC2ODS_Pos (5U)

#define	HRTIM_ODSR_TC2ODS_Msk (0x1UL << HRTIM_ODSR_TC2ODS_Pos)

#define	HRTIM_ODSR_TC2ODS HRTIM_ODSR_TC2ODS_Msk

#define	HRTIM_ODSR_TD1ODS_Pos (6U)

#define	HRTIM_ODSR_TD1ODS_Msk (0x1UL << HRTIM_ODSR_TD1ODS_Pos)

#define	HRTIM_ODSR_TD1ODS HRTIM_ODSR_TD1ODS_Msk

#define	HRTIM_ODSR_TD2ODS_Pos (7U)

#define	HRTIM_ODSR_TD2ODS_Msk (0x1UL << HRTIM_ODSR_TD2ODS_Pos)

#define	HRTIM_ODSR_TD2ODS HRTIM_ODSR_TD2ODS_Msk

#define	HRTIM_ODSR_TE1ODS_Pos (8U)

#define	HRTIM_ODSR_TE1ODS_Msk (0x1UL << HRTIM_ODSR_TE1ODS_Pos)

#define	HRTIM_ODSR_TE1ODS HRTIM_ODSR_TE1ODS_Msk

#define	HRTIM_ODSR_TE2ODS_Pos (9U)

#define	HRTIM_ODSR_TE2ODS_Msk (0x1UL << HRTIM_ODSR_TE2ODS_Pos)

#define	HRTIM_ODSR_TE2ODS HRTIM_ODSR_TE2ODS_Msk

#define	HRTIM_ODSR_TF1ODS_Pos (10U)

#define	HRTIM_ODSR_TF1ODS_Msk (0x1UL << HRTIM_ODSR_TF1ODS_Pos)

#define	HRTIM_ODSR_TF1ODS HRTIM_ODSR_TF1ODS_Msk

#define	HRTIM_ODSR_TF2ODS_Pos (11U)

#define	HRTIM_ODSR_TF2ODS_Msk (0x1UL << HRTIM_ODSR_TF2ODS_Pos)

#define	HRTIM_ODSR_TF2ODS HRTIM_ODSR_TF2ODS_Msk

#define	HRTIM_BMCR_BME_Pos (0U)

#define	HRTIM_BMCR_BME_Msk (0x1UL << HRTIM_BMCR_BME_Pos)

#define	HRTIM_BMCR_BME HRTIM_BMCR_BME_Msk

#define	HRTIM_BMCR_BMOM_Pos (1U)

#define	HRTIM_BMCR_BMOM_Msk (0x1UL << HRTIM_BMCR_BMOM_Pos)

#define	HRTIM_BMCR_BMOM HRTIM_BMCR_BMOM_Msk

#define	HRTIM_BMCR_BMCLK_Pos (2U)

#define	HRTIM_BMCR_BMCLK_Msk (0xFUL << HRTIM_BMCR_BMCLK_Pos)

#define	HRTIM_BMCR_BMCLK HRTIM_BMCR_BMCLK_Msk

#define	HRTIM_BMCR_BMCLK_0 (0x1UL << HRTIM_BMCR_BMCLK_Pos)

#define	HRTIM_BMCR_BMCLK_1 (0x2UL << HRTIM_BMCR_BMCLK_Pos)

#define	HRTIM_BMCR_BMCLK_2 (0x4UL << HRTIM_BMCR_BMCLK_Pos)

#define	HRTIM_BMCR_BMCLK_3 (0x8UL << HRTIM_BMCR_BMCLK_Pos)

#define	HRTIM_BMCR_BMPRSC_Pos (6U)

#define	HRTIM_BMCR_BMPRSC_Msk (0xFUL << HRTIM_BMCR_BMPRSC_Pos)

#define	HRTIM_BMCR_BMPRSC HRTIM_BMCR_BMPRSC_Msk

#define	HRTIM_BMCR_BMPRSC_0 (0x1UL << HRTIM_BMCR_BMPRSC_Pos)

#define	HRTIM_BMCR_BMPRSC_1 (0x2UL << HRTIM_BMCR_BMPRSC_Pos)

#define	HRTIM_BMCR_BMPRSC_2 (0x4UL << HRTIM_BMCR_BMPRSC_Pos)

#define	HRTIM_BMCR_BMPRSC_3 (0x8UL << HRTIM_BMCR_BMPRSC_Pos)

#define	HRTIM_BMCR_BMPREN_Pos (10U)

#define	HRTIM_BMCR_BMPREN_Msk (0x1UL << HRTIM_BMCR_BMPREN_Pos)

#define	HRTIM_BMCR_BMPREN HRTIM_BMCR_BMPREN_Msk

#define	HRTIM_BMCR_MTBM_Pos (16U)

#define	HRTIM_BMCR_MTBM_Msk (0x1UL << HRTIM_BMCR_MTBM_Pos)

#define	HRTIM_BMCR_MTBM HRTIM_BMCR_MTBM_Msk

#define	HRTIM_BMCR_TABM_Pos (17U)

#define	HRTIM_BMCR_TABM_Msk (0x1UL << HRTIM_BMCR_TABM_Pos)

#define	HRTIM_BMCR_TABM HRTIM_BMCR_TABM_Msk

#define	HRTIM_BMCR_TBBM_Pos (18U)

#define	HRTIM_BMCR_TBBM_Msk (0x1UL << HRTIM_BMCR_TBBM_Pos)

#define	HRTIM_BMCR_TBBM HRTIM_BMCR_TBBM_Msk

#define	HRTIM_BMCR_TCBM_Pos (19U)

#define	HRTIM_BMCR_TCBM_Msk (0x1UL << HRTIM_BMCR_TCBM_Pos)

#define	HRTIM_BMCR_TCBM HRTIM_BMCR_TCBM_Msk

#define	HRTIM_BMCR_TDBM_Pos (20U)

#define	HRTIM_BMCR_TDBM_Msk (0x1UL << HRTIM_BMCR_TDBM_Pos)

#define	HRTIM_BMCR_TDBM HRTIM_BMCR_TDBM_Msk

#define	HRTIM_BMCR_TEBM_Pos (21U)

#define	HRTIM_BMCR_TEBM_Msk (0x1UL << HRTIM_BMCR_TEBM_Pos)

#define	HRTIM_BMCR_TEBM HRTIM_BMCR_TEBM_Msk

#define	HRTIM_BMCR_TFBM_Pos (22U)

#define	HRTIM_BMCR_TFBM_Msk (0x1UL << HRTIM_BMCR_TFBM_Pos)

#define	HRTIM_BMCR_TFBM HRTIM_BMCR_TFBM_Msk

#define	HRTIM_BMCR_BMSTAT_Pos (31U)

#define	HRTIM_BMCR_BMSTAT_Msk (0x1UL << HRTIM_BMCR_BMSTAT_Pos)

#define	HRTIM_BMCR_BMSTAT HRTIM_BMCR_BMSTAT_Msk

#define	HRTIM_BMTRGR_SW_Pos (0U)

#define	HRTIM_BMTRGR_SW_Msk (0x1UL << HRTIM_BMTRGR_SW_Pos)

#define	HRTIM_BMTRGR_SW HRTIM_BMTRGR_SW_Msk

#define	HRTIM_BMTRGR_MSTRST_Pos (1U)

#define	HRTIM_BMTRGR_MSTRST_Msk (0x1UL << HRTIM_BMTRGR_MSTRST_Pos)

#define	HRTIM_BMTRGR_MSTRST HRTIM_BMTRGR_MSTRST_Msk

#define	HRTIM_BMTRGR_MSTREP_Pos (2U)

#define	HRTIM_BMTRGR_MSTREP_Msk (0x1UL << HRTIM_BMTRGR_MSTREP_Pos)

#define	HRTIM_BMTRGR_MSTREP HRTIM_BMTRGR_MSTREP_Msk

#define	HRTIM_BMTRGR_MSTCMP1_Pos (3U)

#define	HRTIM_BMTRGR_MSTCMP1_Msk (0x1UL << HRTIM_BMTRGR_MSTCMP1_Pos)

#define	HRTIM_BMTRGR_MSTCMP1 HRTIM_BMTRGR_MSTCMP1_Msk

#define	HRTIM_BMTRGR_MSTCMP2_Pos (4U)

#define	HRTIM_BMTRGR_MSTCMP2_Msk (0x1UL << HRTIM_BMTRGR_MSTCMP2_Pos)

#define	HRTIM_BMTRGR_MSTCMP2 HRTIM_BMTRGR_MSTCMP2_Msk

#define	HRTIM_BMTRGR_MSTCMP3_Pos (5U)

#define	HRTIM_BMTRGR_MSTCMP3_Msk (0x1UL << HRTIM_BMTRGR_MSTCMP3_Pos)

#define	HRTIM_BMTRGR_MSTCMP3 HRTIM_BMTRGR_MSTCMP3_Msk

#define	HRTIM_BMTRGR_MSTCMP4_Pos (6U)

#define	HRTIM_BMTRGR_MSTCMP4_Msk (0x1UL << HRTIM_BMTRGR_MSTCMP4_Pos)

#define	HRTIM_BMTRGR_MSTCMP4 HRTIM_BMTRGR_MSTCMP4_Msk

#define	HRTIM_BMTRGR_TARST_Pos (7U)

#define	HRTIM_BMTRGR_TARST_Msk (0x1UL << HRTIM_BMTRGR_TARST_Pos)

#define	HRTIM_BMTRGR_TARST HRTIM_BMTRGR_TARST_Msk

#define	HRTIM_BMTRGR_TAREP_Pos (8U)

#define	HRTIM_BMTRGR_TAREP_Msk (0x1UL << HRTIM_BMTRGR_TAREP_Pos)

#define	HRTIM_BMTRGR_TAREP HRTIM_BMTRGR_TAREP_Msk

#define	HRTIM_BMTRGR_TACMP1_Pos (9U)

#define	HRTIM_BMTRGR_TACMP1_Msk (0x1UL << HRTIM_BMTRGR_TACMP1_Pos)

#define	HRTIM_BMTRGR_TACMP1 HRTIM_BMTRGR_TACMP1_Msk

#define	HRTIM_BMTRGR_TACMP2_Pos (10U)

#define	HRTIM_BMTRGR_TACMP2_Msk (0x1UL << HRTIM_BMTRGR_TACMP2_Pos)

#define	HRTIM_BMTRGR_TACMP2 HRTIM_BMTRGR_TACMP2_Msk

#define	HRTIM_BMTRGR_TBRST_Pos (11U)

#define	HRTIM_BMTRGR_TBRST_Msk (0x1UL << HRTIM_BMTRGR_TBRST_Pos)

#define	HRTIM_BMTRGR_TBRST HRTIM_BMTRGR_TBRST_Msk

#define	HRTIM_BMTRGR_TBREP_Pos (12U)

#define	HRTIM_BMTRGR_TBREP_Msk (0x1UL << HRTIM_BMTRGR_TBREP_Pos)

#define	HRTIM_BMTRGR_TBREP HRTIM_BMTRGR_TBREP_Msk

#define	HRTIM_BMTRGR_TBCMP1_Pos (13U)

#define	HRTIM_BMTRGR_TBCMP1_Msk (0x1UL << HRTIM_BMTRGR_TBCMP1_Pos)

#define	HRTIM_BMTRGR_TBCMP1 HRTIM_BMTRGR_TBCMP1_Msk

#define	HRTIM_BMTRGR_TBCMP2_Pos (14U)

#define	HRTIM_BMTRGR_TBCMP2_Msk (0x1UL << HRTIM_BMTRGR_TBCMP2_Pos)

#define	HRTIM_BMTRGR_TBCMP2 HRTIM_BMTRGR_TBCMP2_Msk

#define	HRTIM_BMTRGR_TCRST_Pos (15U)

#define	HRTIM_BMTRGR_TCRST_Msk (0x1UL << HRTIM_BMTRGR_TCRST_Pos)

#define	HRTIM_BMTRGR_TCRST HRTIM_BMTRGR_TCRST_Msk

#define	HRTIM_BMTRGR_TCREP_Pos (16U)

#define	HRTIM_BMTRGR_TCREP_Msk (0x1UL << HRTIM_BMTRGR_TCREP_Pos)

#define	HRTIM_BMTRGR_TCREP HRTIM_BMTRGR_TCREP_Msk

#define	HRTIM_BMTRGR_TCCMP1_Pos (17U)

#define	HRTIM_BMTRGR_TCCMP1_Msk (0x1UL << HRTIM_BMTRGR_TCCMP1_Pos)

#define	HRTIM_BMTRGR_TCCMP1 HRTIM_BMTRGR_TCCMP1_Msk

#define	HRTIM_BMTRGR_TFRST_Pos (18U)

#define	HRTIM_BMTRGR_TFRST_Msk (0x1UL << HRTIM_BMTRGR_TFRST_Pos)

#define	HRTIM_BMTRGR_TFRST HRTIM_BMTRGR_TFRST_Msk

#define	HRTIM_BMTRGR_TDRST_Pos (19U)

#define	HRTIM_BMTRGR_TDRST_Msk (0x1UL << HRTIM_BMTRGR_TDRST_Pos)

#define	HRTIM_BMTRGR_TDRST HRTIM_BMTRGR_TDRST_Msk

#define	HRTIM_BMTRGR_TDREP_Pos (20U)

#define	HRTIM_BMTRGR_TDREP_Msk (0x1UL << HRTIM_BMTRGR_TDREP_Pos)

#define	HRTIM_BMTRGR_TDREP HRTIM_BMTRGR_TDREP_Msk

#define	HRTIM_BMTRGR_TFREP_Pos (21U)

#define	HRTIM_BMTRGR_TFREP_Msk (0x1UL << HRTIM_BMTRGR_TFREP_Pos)

#define	HRTIM_BMTRGR_TFREP HRTIM_BMTRGR_TFREP_Msk

#define	HRTIM_BMTRGR_TDCMP2_Pos (22U)

#define	HRTIM_BMTRGR_TDCMP2_Msk (0x1UL << HRTIM_BMTRGR_TDCMP2_Pos)

#define	HRTIM_BMTRGR_TDCMP2 HRTIM_BMTRGR_TDCMP2_Msk

#define	HRTIM_BMTRGR_TFCMP1_Pos (23U)

#define	HRTIM_BMTRGR_TFCMP1_Msk (0x1UL << HRTIM_BMTRGR_TFCMP1_Pos)

#define	HRTIM_BMTRGR_TFCMP1 HRTIM_BMTRGR_TFCMP1_Msk

#define	HRTIM_BMTRGR_TEREP_Pos (24U)

#define	HRTIM_BMTRGR_TEREP_Msk (0x1UL << HRTIM_BMTRGR_TEREP_Pos)

#define	HRTIM_BMTRGR_TEREP HRTIM_BMTRGR_TEREP_Msk

#define	HRTIM_BMTRGR_TECMP1_Pos (25U)

#define	HRTIM_BMTRGR_TECMP1_Msk (0x1UL << HRTIM_BMTRGR_TECMP1_Pos)

#define	HRTIM_BMTRGR_TECMP1 HRTIM_BMTRGR_TECMP1_Msk

#define	HRTIM_BMTRGR_TECMP2_Pos (26U)

#define	HRTIM_BMTRGR_TECMP2_Msk (0x1UL << HRTIM_BMTRGR_TECMP2_Pos)

#define	HRTIM_BMTRGR_TECMP2 HRTIM_BMTRGR_TECMP2_Msk

#define	HRTIM_BMTRGR_TAEEV7_Pos (27U)

#define	HRTIM_BMTRGR_TAEEV7_Msk (0x1UL << HRTIM_BMTRGR_TAEEV7_Pos)

#define	HRTIM_BMTRGR_TAEEV7 HRTIM_BMTRGR_TAEEV7_Msk

#define	HRTIM_BMTRGR_TDEEV8_Pos (28U)

#define	HRTIM_BMTRGR_TDEEV8_Msk (0x1UL << HRTIM_BMTRGR_TDEEV8_Pos)

#define	HRTIM_BMTRGR_TDEEV8 HRTIM_BMTRGR_TDEEV8_Msk

#define	HRTIM_BMTRGR_EEV7_Pos (29U)

#define	HRTIM_BMTRGR_EEV7_Msk (0x1UL << HRTIM_BMTRGR_EEV7_Pos)

#define	HRTIM_BMTRGR_EEV7 HRTIM_BMTRGR_EEV7_Msk

#define	HRTIM_BMTRGR_EEV8_Pos (30U)

#define	HRTIM_BMTRGR_EEV8_Msk (0x1UL << HRTIM_BMTRGR_EEV8_Pos)

#define	HRTIM_BMTRGR_EEV8 HRTIM_BMTRGR_EEV8_Msk

#define	HRTIM_BMTRGR_OCHPEV_Pos (31U)

#define	HRTIM_BMTRGR_OCHPEV_Msk (0x1UL << HRTIM_BMTRGR_OCHPEV_Pos)

#define	HRTIM_BMTRGR_OCHPEV HRTIM_BMTRGR_OCHPEV_Msk

#define	HRTIM_BMCMPR_BMCMPR_Pos (0U)

#define	HRTIM_BMCMPR_BMCMPR_Msk (0xFFFFUL << HRTIM_BMCMPR_BMCMPR_Pos)

#define	HRTIM_BMCMPR_BMCMPR HRTIM_BMCMPR_BMCMPR_Msk

#define	HRTIM_BMPER_BMPER_Pos (0U)

#define	HRTIM_BMPER_BMPER_Msk (0xFFFFUL << HRTIM_BMPER_BMPER_Pos)

#define	HRTIM_BMPER_BMPER HRTIM_BMPER_BMPER_Msk

#define	HRTIM_EECR1_EE1SRC_Pos (0U)

#define	HRTIM_EECR1_EE1SRC_Msk (0x3UL << HRTIM_EECR1_EE1SRC_Pos)

#define	HRTIM_EECR1_EE1SRC HRTIM_EECR1_EE1SRC_Msk

#define	HRTIM_EECR1_EE1SRC_0 (0x1UL << HRTIM_EECR1_EE1SRC_Pos)

#define	HRTIM_EECR1_EE1SRC_1 (0x2UL << HRTIM_EECR1_EE1SRC_Pos)

#define	HRTIM_EECR1_EE1POL_Pos (2U)

#define	HRTIM_EECR1_EE1POL_Msk (0x1UL << HRTIM_EECR1_EE1POL_Pos)

#define	HRTIM_EECR1_EE1POL HRTIM_EECR1_EE1POL_Msk

#define	HRTIM_EECR1_EE1SNS_Pos (3U)

#define	HRTIM_EECR1_EE1SNS_Msk (0x3UL << HRTIM_EECR1_EE1SNS_Pos)

#define	HRTIM_EECR1_EE1SNS HRTIM_EECR1_EE1SNS_Msk

#define	HRTIM_EECR1_EE1SNS_0 (0x1UL << HRTIM_EECR1_EE1SNS_Pos)

#define	HRTIM_EECR1_EE1SNS_1 (0x2UL << HRTIM_EECR1_EE1SNS_Pos)

#define	HRTIM_EECR1_EE1FAST_Pos (5U)

#define	HRTIM_EECR1_EE1FAST_Msk (0x1UL << HRTIM_EECR1_EE1FAST_Pos)

#define	HRTIM_EECR1_EE1FAST HRTIM_EECR1_EE1FAST_Msk

#define	HRTIM_EECR1_EE2SRC_Pos (6U)

#define	HRTIM_EECR1_EE2SRC_Msk (0x3UL << HRTIM_EECR1_EE2SRC_Pos)

#define	HRTIM_EECR1_EE2SRC HRTIM_EECR1_EE2SRC_Msk

#define	HRTIM_EECR1_EE2SRC_0 (0x1UL << HRTIM_EECR1_EE2SRC_Pos)

#define	HRTIM_EECR1_EE2SRC_1 (0x2UL << HRTIM_EECR1_EE2SRC_Pos)

#define	HRTIM_EECR1_EE2POL_Pos (8U)

#define	HRTIM_EECR1_EE2POL_Msk (0x1UL << HRTIM_EECR1_EE2POL_Pos)

#define	HRTIM_EECR1_EE2POL HRTIM_EECR1_EE2POL_Msk

#define	HRTIM_EECR1_EE2SNS_Pos (9U)

#define	HRTIM_EECR1_EE2SNS_Msk (0x3UL << HRTIM_EECR1_EE2SNS_Pos)

#define	HRTIM_EECR1_EE2SNS HRTIM_EECR1_EE2SNS_Msk

#define	HRTIM_EECR1_EE2SNS_0 (0x1UL << HRTIM_EECR1_EE2SNS_Pos)

#define	HRTIM_EECR1_EE2SNS_1 (0x2UL << HRTIM_EECR1_EE2SNS_Pos)

#define	HRTIM_EECR1_EE2FAST_Pos (11U)

#define	HRTIM_EECR1_EE2FAST_Msk (0x1UL << HRTIM_EECR1_EE2FAST_Pos)

#define	HRTIM_EECR1_EE2FAST HRTIM_EECR1_EE2FAST_Msk

#define	HRTIM_EECR1_EE3SRC_Pos (12U)

#define	HRTIM_EECR1_EE3SRC_Msk (0x3UL << HRTIM_EECR1_EE3SRC_Pos)

#define	HRTIM_EECR1_EE3SRC HRTIM_EECR1_EE3SRC_Msk

#define	HRTIM_EECR1_EE3SRC_0 (0x1UL << HRTIM_EECR1_EE3SRC_Pos)

#define	HRTIM_EECR1_EE3SRC_1 (0x2UL << HRTIM_EECR1_EE3SRC_Pos)

#define	HRTIM_EECR1_EE3POL_Pos (14U)

#define	HRTIM_EECR1_EE3POL_Msk (0x1UL << HRTIM_EECR1_EE3POL_Pos)

#define	HRTIM_EECR1_EE3POL HRTIM_EECR1_EE3POL_Msk

#define	HRTIM_EECR1_EE3SNS_Pos (15U)

#define	HRTIM_EECR1_EE3SNS_Msk (0x3UL << HRTIM_EECR1_EE3SNS_Pos)

#define	HRTIM_EECR1_EE3SNS HRTIM_EECR1_EE3SNS_Msk

#define	HRTIM_EECR1_EE3SNS_0 (0x1UL << HRTIM_EECR1_EE3SNS_Pos)

#define	HRTIM_EECR1_EE3SNS_1 (0x2UL << HRTIM_EECR1_EE3SNS_Pos)

#define	HRTIM_EECR1_EE3FAST_Pos (17U)

#define	HRTIM_EECR1_EE3FAST_Msk (0x1UL << HRTIM_EECR1_EE3FAST_Pos)

#define	HRTIM_EECR1_EE3FAST HRTIM_EECR1_EE3FAST_Msk

#define	HRTIM_EECR1_EE4SRC_Pos (18U)

#define	HRTIM_EECR1_EE4SRC_Msk (0x3UL << HRTIM_EECR1_EE4SRC_Pos)

#define	HRTIM_EECR1_EE4SRC HRTIM_EECR1_EE4SRC_Msk

#define	HRTIM_EECR1_EE4SRC_0 (0x1UL << HRTIM_EECR1_EE4SRC_Pos)

#define	HRTIM_EECR1_EE4SRC_1 (0x2UL << HRTIM_EECR1_EE4SRC_Pos)

#define	HRTIM_EECR1_EE4POL_Pos (20U)

#define	HRTIM_EECR1_EE4POL_Msk (0x1UL << HRTIM_EECR1_EE4POL_Pos)

#define	HRTIM_EECR1_EE4POL HRTIM_EECR1_EE4POL_Msk

#define	HRTIM_EECR1_EE4SNS_Pos (21U)

#define	HRTIM_EECR1_EE4SNS_Msk (0x3UL << HRTIM_EECR1_EE4SNS_Pos)

#define	HRTIM_EECR1_EE4SNS HRTIM_EECR1_EE4SNS_Msk

#define	HRTIM_EECR1_EE4SNS_0 (0x1UL << HRTIM_EECR1_EE4SNS_Pos)

#define	HRTIM_EECR1_EE4SNS_1 (0x2UL << HRTIM_EECR1_EE4SNS_Pos)

#define	HRTIM_EECR1_EE4FAST_Pos (23U)

#define	HRTIM_EECR1_EE4FAST_Msk (0x1UL << HRTIM_EECR1_EE4FAST_Pos)

#define	HRTIM_EECR1_EE4FAST HRTIM_EECR1_EE4FAST_Msk

#define	HRTIM_EECR1_EE5SRC_Pos (24U)

#define	HRTIM_EECR1_EE5SRC_Msk (0x3UL << HRTIM_EECR1_EE5SRC_Pos)

#define	HRTIM_EECR1_EE5SRC HRTIM_EECR1_EE5SRC_Msk

#define	HRTIM_EECR1_EE5SRC_0 (0x1UL << HRTIM_EECR1_EE5SRC_Pos)

#define	HRTIM_EECR1_EE5SRC_1 (0x2UL << HRTIM_EECR1_EE5SRC_Pos)

#define	HRTIM_EECR1_EE5POL_Pos (26U)

#define	HRTIM_EECR1_EE5POL_Msk (0x1UL << HRTIM_EECR1_EE5POL_Pos)

#define	HRTIM_EECR1_EE5POL HRTIM_EECR1_EE5POL_Msk

#define	HRTIM_EECR1_EE5SNS_Pos (27U)

#define	HRTIM_EECR1_EE5SNS_Msk (0x3UL << HRTIM_EECR1_EE5SNS_Pos)

#define	HRTIM_EECR1_EE5SNS HRTIM_EECR1_EE5SNS_Msk

#define	HRTIM_EECR1_EE5SNS_0 (0x1UL << HRTIM_EECR1_EE5SNS_Pos)

#define	HRTIM_EECR1_EE5SNS_1 (0x2UL << HRTIM_EECR1_EE5SNS_Pos)

#define	HRTIM_EECR1_EE5FAST_Pos (29U)

#define	HRTIM_EECR1_EE5FAST_Msk (0x1UL << HRTIM_EECR1_EE5FAST_Pos)

#define	HRTIM_EECR1_EE5FAST HRTIM_EECR1_EE5FAST_Msk

#define	HRTIM_EECR2_EE6SRC_Pos (0U)

#define	HRTIM_EECR2_EE6SRC_Msk (0x3UL << HRTIM_EECR2_EE6SRC_Pos)

#define	HRTIM_EECR2_EE6SRC HRTIM_EECR2_EE6SRC_Msk

#define	HRTIM_EECR2_EE6SRC_0 (0x1UL << HRTIM_EECR2_EE6SRC_Pos)

#define	HRTIM_EECR2_EE6SRC_1 (0x2UL << HRTIM_EECR2_EE6SRC_Pos)

#define	HRTIM_EECR2_EE6POL_Pos (2U)

#define	HRTIM_EECR2_EE6POL_Msk (0x1UL << HRTIM_EECR2_EE6POL_Pos)

#define	HRTIM_EECR2_EE6POL HRTIM_EECR2_EE6POL_Msk

#define	HRTIM_EECR2_EE6SNS_Pos (3U)

#define	HRTIM_EECR2_EE6SNS_Msk (0x3UL << HRTIM_EECR2_EE6SNS_Pos)

#define	HRTIM_EECR2_EE6SNS HRTIM_EECR2_EE6SNS_Msk

#define	HRTIM_EECR2_EE6SNS_0 (0x1UL << HRTIM_EECR2_EE6SNS_Pos)

#define	HRTIM_EECR2_EE6SNS_1 (0x2UL << HRTIM_EECR2_EE6SNS_Pos)

#define	HRTIM_EECR2_EE7SRC_Pos (6U)

#define	HRTIM_EECR2_EE7SRC_Msk (0x3UL << HRTIM_EECR2_EE7SRC_Pos)

#define	HRTIM_EECR2_EE7SRC HRTIM_EECR2_EE7SRC_Msk

#define	HRTIM_EECR2_EE7SRC_0 (0x1UL << HRTIM_EECR2_EE7SRC_Pos)

#define	HRTIM_EECR2_EE7SRC_1 (0x2UL << HRTIM_EECR2_EE7SRC_Pos)

#define	HRTIM_EECR2_EE7POL_Pos (8U)

#define	HRTIM_EECR2_EE7POL_Msk (0x1UL << HRTIM_EECR2_EE7POL_Pos)

#define	HRTIM_EECR2_EE7POL HRTIM_EECR2_EE7POL_Msk

#define	HRTIM_EECR2_EE7SNS_Pos (9U)

#define	HRTIM_EECR2_EE7SNS_Msk (0x3UL << HRTIM_EECR2_EE7SNS_Pos)

#define	HRTIM_EECR2_EE7SNS HRTIM_EECR2_EE7SNS_Msk

#define	HRTIM_EECR2_EE7SNS_0 (0x1UL << HRTIM_EECR2_EE7SNS_Pos)

#define	HRTIM_EECR2_EE7SNS_1 (0x2UL << HRTIM_EECR2_EE7SNS_Pos)

#define	HRTIM_EECR2_EE8SRC_Pos (12U)

#define	HRTIM_EECR2_EE8SRC_Msk (0x3UL << HRTIM_EECR2_EE8SRC_Pos)

#define	HRTIM_EECR2_EE8SRC HRTIM_EECR2_EE8SRC_Msk

#define	HRTIM_EECR2_EE8SRC_0 (0x1UL << HRTIM_EECR2_EE8SRC_Pos)

#define	HRTIM_EECR2_EE8SRC_1 (0x2UL << HRTIM_EECR2_EE8SRC_Pos)

#define	HRTIM_EECR2_EE8POL_Pos (14U)

#define	HRTIM_EECR2_EE8POL_Msk (0x1UL << HRTIM_EECR2_EE8POL_Pos)

#define	HRTIM_EECR2_EE8POL HRTIM_EECR2_EE8POL_Msk

#define	HRTIM_EECR2_EE8SNS_Pos (15U)

#define	HRTIM_EECR2_EE8SNS_Msk (0x3UL << HRTIM_EECR2_EE8SNS_Pos)

#define	HRTIM_EECR2_EE8SNS HRTIM_EECR2_EE8SNS_Msk

#define	HRTIM_EECR2_EE8SNS_0 (0x1UL << HRTIM_EECR2_EE8SNS_Pos)

#define	HRTIM_EECR2_EE8SNS_1 (0x2UL << HRTIM_EECR2_EE8SNS_Pos)

#define	HRTIM_EECR2_EE9SRC_Pos (18U)

#define	HRTIM_EECR2_EE9SRC_Msk (0x3UL << HRTIM_EECR2_EE9SRC_Pos)

#define	HRTIM_EECR2_EE9SRC HRTIM_EECR2_EE9SRC_Msk

#define	HRTIM_EECR2_EE9SRC_0 (0x1UL << HRTIM_EECR2_EE9SRC_Pos)

#define	HRTIM_EECR2_EE9SRC_1 (0x2UL << HRTIM_EECR2_EE9SRC_Pos)

#define	HRTIM_EECR2_EE9POL_Pos (20U)

#define	HRTIM_EECR2_EE9POL_Msk (0x1UL << HRTIM_EECR2_EE9POL_Pos)

#define	HRTIM_EECR2_EE9POL HRTIM_EECR2_EE9POL_Msk

#define	HRTIM_EECR2_EE9SNS_Pos (21U)

#define	HRTIM_EECR2_EE9SNS_Msk (0x3UL << HRTIM_EECR2_EE9SNS_Pos)

#define	HRTIM_EECR2_EE9SNS HRTIM_EECR2_EE9SNS_Msk

#define	HRTIM_EECR2_EE9SNS_0 (0x1UL << HRTIM_EECR2_EE9SNS_Pos)

#define	HRTIM_EECR2_EE9SNS_1 (0x2UL << HRTIM_EECR2_EE9SNS_Pos)

#define	HRTIM_EECR2_EE10SRC_Pos (24U)

#define	HRTIM_EECR2_EE10SRC_Msk (0x3UL << HRTIM_EECR2_EE10SRC_Pos)

#define	HRTIM_EECR2_EE10SRC HRTIM_EECR2_EE10SRC_Msk

#define	HRTIM_EECR2_EE10SRC_0 (0x1UL << HRTIM_EECR2_EE10SRC_Pos)

#define	HRTIM_EECR2_EE10SRC_1 (0x2UL << HRTIM_EECR2_EE10SRC_Pos)

#define	HRTIM_EECR2_EE10POL_Pos (26U)

#define	HRTIM_EECR2_EE10POL_Msk (0x1UL << HRTIM_EECR2_EE10POL_Pos)

#define	HRTIM_EECR2_EE10POL HRTIM_EECR2_EE10POL_Msk

#define	HRTIM_EECR2_EE10SNS_Pos (27U)

#define	HRTIM_EECR2_EE10SNS_Msk (0x3UL << HRTIM_EECR2_EE10SNS_Pos)

#define	HRTIM_EECR2_EE10SNS HRTIM_EECR2_EE10SNS_Msk

#define	HRTIM_EECR2_EE10SNS_0 (0x1UL << HRTIM_EECR2_EE10SNS_Pos)

#define	HRTIM_EECR2_EE10SNS_1 (0x2UL << HRTIM_EECR2_EE10SNS_Pos)

#define	HRTIM_EECR3_EE6F_Pos (0U)

#define	HRTIM_EECR3_EE6F_Msk (0xFUL << HRTIM_EECR3_EE6F_Pos)

#define	HRTIM_EECR3_EE6F HRTIM_EECR3_EE6F_Msk

#define	HRTIM_EECR3_EE6F_0 (0x1UL << HRTIM_EECR3_EE6F_Pos)

#define	HRTIM_EECR3_EE6F_1 (0x2UL << HRTIM_EECR3_EE6F_Pos)

#define	HRTIM_EECR3_EE6F_2 (0x4UL << HRTIM_EECR3_EE6F_Pos)

#define	HRTIM_EECR3_EE6F_3 (0x8UL << HRTIM_EECR3_EE6F_Pos)

#define	HRTIM_EECR3_EE7F_Pos (6U)

#define	HRTIM_EECR3_EE7F_Msk (0xFUL << HRTIM_EECR3_EE7F_Pos)

#define	HRTIM_EECR3_EE7F HRTIM_EECR3_EE7F_Msk

#define	HRTIM_EECR3_EE7F_0 (0x1UL << HRTIM_EECR3_EE7F_Pos)

#define	HRTIM_EECR3_EE7F_1 (0x2UL << HRTIM_EECR3_EE7F_Pos)

#define	HRTIM_EECR3_EE7F_2 (0x4UL << HRTIM_EECR3_EE7F_Pos)

#define	HRTIM_EECR3_EE7F_3 (0x8UL << HRTIM_EECR3_EE7F_Pos)

#define	HRTIM_EECR3_EE8F_Pos (12U)

#define	HRTIM_EECR3_EE8F_Msk (0xFUL << HRTIM_EECR3_EE8F_Pos)

#define	HRTIM_EECR3_EE8F HRTIM_EECR3_EE8F_Msk

#define	HRTIM_EECR3_EE8F_0 (0x1UL << HRTIM_EECR3_EE8F_Pos)

#define	HRTIM_EECR3_EE8F_1 (0x2UL << HRTIM_EECR3_EE8F_Pos)

#define	HRTIM_EECR3_EE8F_2 (0x4UL << HRTIM_EECR3_EE8F_Pos)

#define	HRTIM_EECR3_EE8F_3 (0x8UL << HRTIM_EECR3_EE8F_Pos)

#define	HRTIM_EECR3_EE9F_Pos (18U)

#define	HRTIM_EECR3_EE9F_Msk (0xFUL << HRTIM_EECR3_EE9F_Pos)

#define	HRTIM_EECR3_EE9F HRTIM_EECR3_EE9F_Msk

#define	HRTIM_EECR3_EE9F_0 (0x1UL << HRTIM_EECR3_EE9F_Pos)

#define	HRTIM_EECR3_EE9F_1 (0x2UL << HRTIM_EECR3_EE9F_Pos)

#define	HRTIM_EECR3_EE9F_2 (0x4UL << HRTIM_EECR3_EE9F_Pos)

#define	HRTIM_EECR3_EE9F_3 (0x8UL << HRTIM_EECR3_EE9F_Pos)

#define	HRTIM_EECR3_EE10F_Pos (24U)

#define	HRTIM_EECR3_EE10F_Msk (0xFUL << HRTIM_EECR3_EE10F_Pos)

#define	HRTIM_EECR3_EE10F HRTIM_EECR3_EE10F_Msk

#define	HRTIM_EECR3_EE10F_0 (0x1UL << HRTIM_EECR3_EE10F_Pos)

#define	HRTIM_EECR3_EE10F_1 (0x2UL << HRTIM_EECR3_EE10F_Pos)

#define	HRTIM_EECR3_EE10F_2 (0x4UL << HRTIM_EECR3_EE10F_Pos)

#define	HRTIM_EECR3_EE10F_3 (0x8UL << HRTIM_EECR3_EE10F_Pos)

#define	HRTIM_EECR3_EEVSD_Pos (30U)

#define	HRTIM_EECR3_EEVSD_Msk (0x3UL << HRTIM_EECR3_EEVSD_Pos)

#define	HRTIM_EECR3_EEVSD HRTIM_EECR3_EEVSD_Msk

#define	HRTIM_EECR3_EEVSD_0 (0x1UL << HRTIM_EECR3_EEVSD_Pos)

#define	HRTIM_EECR3_EEVSD_1 (0x2UL << HRTIM_EECR3_EEVSD_Pos)

#define	HRTIM_ADC1R_AD1MC1_Pos (0U)

#define	HRTIM_ADC1R_AD1MC1_Msk (0x1UL << HRTIM_ADC1R_AD1MC1_Pos)

#define	HRTIM_ADC1R_AD1MC1 HRTIM_ADC1R_AD1MC1_Msk

#define	HRTIM_ADC1R_AD1MC2_Pos (1U)

#define	HRTIM_ADC1R_AD1MC2_Msk (0x1UL << HRTIM_ADC1R_AD1MC2_Pos)

#define	HRTIM_ADC1R_AD1MC2 HRTIM_ADC1R_AD1MC2_Msk

#define	HRTIM_ADC1R_AD1MC3_Pos (2U)

#define	HRTIM_ADC1R_AD1MC3_Msk (0x1UL << HRTIM_ADC1R_AD1MC3_Pos)

#define	HRTIM_ADC1R_AD1MC3 HRTIM_ADC1R_AD1MC3_Msk

#define	HRTIM_ADC1R_AD1MC4_Pos (3U)

#define	HRTIM_ADC1R_AD1MC4_Msk (0x1UL << HRTIM_ADC1R_AD1MC4_Pos)

#define	HRTIM_ADC1R_AD1MC4 HRTIM_ADC1R_AD1MC4_Msk

#define	HRTIM_ADC1R_AD1MPER_Pos (4U)

#define	HRTIM_ADC1R_AD1MPER_Msk (0x1UL << HRTIM_ADC1R_AD1MPER_Pos)

#define	HRTIM_ADC1R_AD1MPER HRTIM_ADC1R_AD1MPER_Msk

#define	HRTIM_ADC1R_AD1EEV1_Pos (5U)

#define	HRTIM_ADC1R_AD1EEV1_Msk (0x1UL << HRTIM_ADC1R_AD1EEV1_Pos)

#define	HRTIM_ADC1R_AD1EEV1 HRTIM_ADC1R_AD1EEV1_Msk

#define	HRTIM_ADC1R_AD1EEV2_Pos (6U)

#define	HRTIM_ADC1R_AD1EEV2_Msk (0x1UL << HRTIM_ADC1R_AD1EEV2_Pos)

#define	HRTIM_ADC1R_AD1EEV2 HRTIM_ADC1R_AD1EEV2_Msk

#define	HRTIM_ADC1R_AD1EEV3_Pos (7U)

#define	HRTIM_ADC1R_AD1EEV3_Msk (0x1UL << HRTIM_ADC1R_AD1EEV3_Pos)

#define	HRTIM_ADC1R_AD1EEV3 HRTIM_ADC1R_AD1EEV3_Msk

#define	HRTIM_ADC1R_AD1EEV4_Pos (8U)

#define	HRTIM_ADC1R_AD1EEV4_Msk (0x1UL << HRTIM_ADC1R_AD1EEV4_Pos)

#define	HRTIM_ADC1R_AD1EEV4 HRTIM_ADC1R_AD1EEV4_Msk

#define	HRTIM_ADC1R_AD1EEV5_Pos (9U)

#define	HRTIM_ADC1R_AD1EEV5_Msk (0x1UL << HRTIM_ADC1R_AD1EEV5_Pos)

#define	HRTIM_ADC1R_AD1EEV5 HRTIM_ADC1R_AD1EEV5_Msk

#define	HRTIM_ADC1R_AD1TFC2_Pos (10U)

#define	HRTIM_ADC1R_AD1TFC2_Msk (0x1UL << HRTIM_ADC1R_AD1TFC2_Pos)

#define	HRTIM_ADC1R_AD1TFC2 HRTIM_ADC1R_AD1TFC2_Msk

#define	HRTIM_ADC1R_AD1TAC3_Pos (11U)

#define	HRTIM_ADC1R_AD1TAC3_Msk (0x1UL << HRTIM_ADC1R_AD1TAC3_Pos)

#define	HRTIM_ADC1R_AD1TAC3 HRTIM_ADC1R_AD1TAC3_Msk

#define	HRTIM_ADC1R_AD1TAC4_Pos (12U)

#define	HRTIM_ADC1R_AD1TAC4_Msk (0x1UL << HRTIM_ADC1R_AD1TAC4_Pos)

#define	HRTIM_ADC1R_AD1TAC4 HRTIM_ADC1R_AD1TAC4_Msk

#define	HRTIM_ADC1R_AD1TAPER_Pos (13U)

#define	HRTIM_ADC1R_AD1TAPER_Msk (0x1UL << HRTIM_ADC1R_AD1TAPER_Pos)

#define	HRTIM_ADC1R_AD1TAPER HRTIM_ADC1R_AD1TAPER_Msk

#define	HRTIM_ADC1R_AD1TARST_Pos (14U)

#define	HRTIM_ADC1R_AD1TARST_Msk (0x1UL << HRTIM_ADC1R_AD1TARST_Pos)

#define	HRTIM_ADC1R_AD1TARST HRTIM_ADC1R_AD1TARST_Msk

#define	HRTIM_ADC1R_AD1TFC3_Pos (15U)

#define	HRTIM_ADC1R_AD1TFC3_Msk (0x1UL << HRTIM_ADC1R_AD1TFC3_Pos)

#define	HRTIM_ADC1R_AD1TFC3 HRTIM_ADC1R_AD1TFC3_Msk

#define	HRTIM_ADC1R_AD1TBC3_Pos (16U)

#define	HRTIM_ADC1R_AD1TBC3_Msk (0x1UL << HRTIM_ADC1R_AD1TBC3_Pos)

#define	HRTIM_ADC1R_AD1TBC3 HRTIM_ADC1R_AD1TBC3_Msk

#define	HRTIM_ADC1R_AD1TBC4_Pos (17U)

#define	HRTIM_ADC1R_AD1TBC4_Msk (0x1UL << HRTIM_ADC1R_AD1TBC4_Pos)

#define	HRTIM_ADC1R_AD1TBC4 HRTIM_ADC1R_AD1TBC4_Msk

#define	HRTIM_ADC1R_AD1TBPER_Pos (18U)

#define	HRTIM_ADC1R_AD1TBPER_Msk (0x1UL << HRTIM_ADC1R_AD1TBPER_Pos)

#define	HRTIM_ADC1R_AD1TBPER HRTIM_ADC1R_AD1TBPER_Msk

#define	HRTIM_ADC1R_AD1TBRST_Pos (19U)

#define	HRTIM_ADC1R_AD1TBRST_Msk (0x1UL << HRTIM_ADC1R_AD1TBRST_Pos)

#define	HRTIM_ADC1R_AD1TBRST HRTIM_ADC1R_AD1TBRST_Msk

#define	HRTIM_ADC1R_AD1TFC4_Pos (20U)

#define	HRTIM_ADC1R_AD1TFC4_Msk (0x1UL << HRTIM_ADC1R_AD1TFC4_Pos)

#define	HRTIM_ADC1R_AD1TFC4 HRTIM_ADC1R_AD1TFC4_Msk

#define	HRTIM_ADC1R_AD1TCC3_Pos (21U)

#define	HRTIM_ADC1R_AD1TCC3_Msk (0x1UL << HRTIM_ADC1R_AD1TCC3_Pos)

#define	HRTIM_ADC1R_AD1TCC3 HRTIM_ADC1R_AD1TCC3_Msk

#define	HRTIM_ADC1R_AD1TCC4_Pos (22U)

#define	HRTIM_ADC1R_AD1TCC4_Msk (0x1UL << HRTIM_ADC1R_AD1TCC4_Pos)

#define	HRTIM_ADC1R_AD1TCC4 HRTIM_ADC1R_AD1TCC4_Msk

#define	HRTIM_ADC1R_AD1TCPER_Pos (23U)

#define	HRTIM_ADC1R_AD1TCPER_Msk (0x1UL << HRTIM_ADC1R_AD1TCPER_Pos)

#define	HRTIM_ADC1R_AD1TCPER HRTIM_ADC1R_AD1TCPER_Msk

#define	HRTIM_ADC1R_AD1TFPER_Pos (24U)

#define	HRTIM_ADC1R_AD1TFPER_Msk (0x1UL << HRTIM_ADC1R_AD1TFPER_Pos)

#define	HRTIM_ADC1R_AD1TFPER HRTIM_ADC1R_AD1TFPER_Msk

#define	HRTIM_ADC1R_AD1TDC3_Pos (25U)

#define	HRTIM_ADC1R_AD1TDC3_Msk (0x1UL << HRTIM_ADC1R_AD1TDC3_Pos)

#define	HRTIM_ADC1R_AD1TDC3 HRTIM_ADC1R_AD1TDC3_Msk

#define	HRTIM_ADC1R_AD1TDC4_Pos (26U)

#define	HRTIM_ADC1R_AD1TDC4_Msk (0x1UL << HRTIM_ADC1R_AD1TDC4_Pos)

#define	HRTIM_ADC1R_AD1TDC4 HRTIM_ADC1R_AD1TDC4_Msk

#define	HRTIM_ADC1R_AD1TDPER_Pos (27U)

#define	HRTIM_ADC1R_AD1TDPER_Msk (0x1UL << HRTIM_ADC1R_AD1TDPER_Pos)

#define	HRTIM_ADC1R_AD1TDPER HRTIM_ADC1R_AD1TDPER_Msk

#define	HRTIM_ADC1R_AD1TFRST_Pos (28U)

#define	HRTIM_ADC1R_AD1TFRST_Msk (0x1UL << HRTIM_ADC1R_AD1TFRST_Pos)

#define	HRTIM_ADC1R_AD1TFRST HRTIM_ADC1R_AD1TFRST_Msk

#define	HRTIM_ADC1R_AD1TEC3_Pos (29U)

#define	HRTIM_ADC1R_AD1TEC3_Msk (0x1UL << HRTIM_ADC1R_AD1TEC3_Pos)

#define	HRTIM_ADC1R_AD1TEC3 HRTIM_ADC1R_AD1TEC3_Msk

#define	HRTIM_ADC1R_AD1TEC4_Pos (30U)

#define	HRTIM_ADC1R_AD1TEC4_Msk (0x1UL << HRTIM_ADC1R_AD1TEC4_Pos)

#define	HRTIM_ADC1R_AD1TEC4 HRTIM_ADC1R_AD1TEC4_Msk

#define	HRTIM_ADC1R_AD1TEPER_Pos (31U)

#define	HRTIM_ADC1R_AD1TEPER_Msk (0x1UL << HRTIM_ADC1R_AD1TEPER_Pos)

#define	HRTIM_ADC1R_AD1TEPER HRTIM_ADC1R_AD1TEPER_Msk

#define	HRTIM_ADC2R_AD2MC1_Pos (0U)

#define	HRTIM_ADC2R_AD2MC1_Msk (0x1UL << HRTIM_ADC2R_AD2MC1_Pos)

#define	HRTIM_ADC2R_AD2MC1 HRTIM_ADC2R_AD2MC1_Msk

#define	HRTIM_ADC2R_AD2MC2_Pos (1U)

#define	HRTIM_ADC2R_AD2MC2_Msk (0x1UL << HRTIM_ADC2R_AD2MC2_Pos)

#define	HRTIM_ADC2R_AD2MC2 HRTIM_ADC2R_AD2MC2_Msk

#define	HRTIM_ADC2R_AD2MC3_Pos (2U)

#define	HRTIM_ADC2R_AD2MC3_Msk (0x1UL << HRTIM_ADC2R_AD2MC3_Pos)

#define	HRTIM_ADC2R_AD2MC3 HRTIM_ADC2R_AD2MC3_Msk

#define	HRTIM_ADC2R_AD2MC4_Pos (3U)

#define	HRTIM_ADC2R_AD2MC4_Msk (0x1UL << HRTIM_ADC2R_AD2MC4_Pos)

#define	HRTIM_ADC2R_AD2MC4 HRTIM_ADC2R_AD2MC4_Msk

#define	HRTIM_ADC2R_AD2MPER_Pos (4U)

#define	HRTIM_ADC2R_AD2MPER_Msk (0x1UL << HRTIM_ADC2R_AD2MPER_Pos)

#define	HRTIM_ADC2R_AD2MPER HRTIM_ADC2R_AD2MPER_Msk

#define	HRTIM_ADC2R_AD2EEV6_Pos (5U)

#define	HRTIM_ADC2R_AD2EEV6_Msk (0x1UL << HRTIM_ADC2R_AD2EEV6_Pos)

#define	HRTIM_ADC2R_AD2EEV6 HRTIM_ADC2R_AD2EEV6_Msk

#define	HRTIM_ADC2R_AD2EEV7_Pos (6U)

#define	HRTIM_ADC2R_AD2EEV7_Msk (0x1UL << HRTIM_ADC2R_AD2EEV7_Pos)

#define	HRTIM_ADC2R_AD2EEV7 HRTIM_ADC2R_AD2EEV7_Msk

#define	HRTIM_ADC2R_AD2EEV8_Pos (7U)

#define	HRTIM_ADC2R_AD2EEV8_Msk (0x1UL << HRTIM_ADC2R_AD2EEV8_Pos)

#define	HRTIM_ADC2R_AD2EEV8 HRTIM_ADC2R_AD2EEV8_Msk

#define	HRTIM_ADC2R_AD2EEV9_Pos (8U)

#define	HRTIM_ADC2R_AD2EEV9_Msk (0x1UL << HRTIM_ADC2R_AD2EEV9_Pos)

#define	HRTIM_ADC2R_AD2EEV9 HRTIM_ADC2R_AD2EEV9_Msk

#define	HRTIM_ADC2R_AD2EEV10_Pos (9U)

#define	HRTIM_ADC2R_AD2EEV10_Msk (0x1UL << HRTIM_ADC2R_AD2EEV10_Pos)

#define	HRTIM_ADC2R_AD2EEV10 HRTIM_ADC2R_AD2EEV10_Msk

#define	HRTIM_ADC2R_AD2TAC2_Pos (10U)

#define	HRTIM_ADC2R_AD2TAC2_Msk (0x1UL << HRTIM_ADC2R_AD2TAC2_Pos)

#define	HRTIM_ADC2R_AD2TAC2 HRTIM_ADC2R_AD2TAC2_Msk

#define	HRTIM_ADC2R_AD2TFC2_Pos (11U)

#define	HRTIM_ADC2R_AD2TFC2_Msk (0x1UL << HRTIM_ADC2R_AD2TFC2_Pos)

#define	HRTIM_ADC2R_AD2TFC2 HRTIM_ADC2R_AD2TFC2_Msk

#define	HRTIM_ADC2R_AD2TAC4_Pos (12U)

#define	HRTIM_ADC2R_AD2TAC4_Msk (0x1UL << HRTIM_ADC2R_AD2TAC4_Pos)

#define	HRTIM_ADC2R_AD2TAC4 HRTIM_ADC2R_AD2TAC4_Msk

#define	HRTIM_ADC2R_AD2TAPER_Pos (13U)

#define	HRTIM_ADC2R_AD2TAPER_Msk (0x1UL << HRTIM_ADC2R_AD2TAPER_Pos)

#define	HRTIM_ADC2R_AD2TAPER HRTIM_ADC2R_AD2TAPER_Msk

#define	HRTIM_ADC2R_AD2TBC2_Pos (14U)

#define	HRTIM_ADC2R_AD2TBC2_Msk (0x1UL << HRTIM_ADC2R_AD2TBC2_Pos)

#define	HRTIM_ADC2R_AD2TBC2 HRTIM_ADC2R_AD2TBC2_Msk

#define	HRTIM_ADC2R_AD2TFC3_Pos (15U)

#define	HRTIM_ADC2R_AD2TFC3_Msk (0x1UL << HRTIM_ADC2R_AD2TFC3_Pos)

#define	HRTIM_ADC2R_AD2TFC3 HRTIM_ADC2R_AD2TFC3_Msk

#define	HRTIM_ADC2R_AD2TBC4_Pos (16U)

#define	HRTIM_ADC2R_AD2TBC4_Msk (0x1UL << HRTIM_ADC2R_AD2TBC4_Pos)

#define	HRTIM_ADC2R_AD2TBC4 HRTIM_ADC2R_AD2TBC4_Msk

#define	HRTIM_ADC2R_AD2TBPER_Pos (17U)

#define	HRTIM_ADC2R_AD2TBPER_Msk (0x1UL << HRTIM_ADC2R_AD2TBPER_Pos)

#define	HRTIM_ADC2R_AD2TBPER HRTIM_ADC2R_AD2TBPER_Msk

#define	HRTIM_ADC2R_AD2TCC2_Pos (18U)

#define	HRTIM_ADC2R_AD2TCC2_Msk (0x1UL << HRTIM_ADC2R_AD2TCC2_Pos)

#define	HRTIM_ADC2R_AD2TCC2 HRTIM_ADC2R_AD2TCC2_Msk

#define	HRTIM_ADC2R_AD2TFC4_Pos (19U)

#define	HRTIM_ADC2R_AD2TFC4_Msk (0x1UL << HRTIM_ADC2R_AD2TFC4_Pos)

#define	HRTIM_ADC2R_AD2TFC4 HRTIM_ADC2R_AD2TFC4_Msk

#define	HRTIM_ADC2R_AD2TCC4_Pos (20U)

#define	HRTIM_ADC2R_AD2TCC4_Msk (0x1UL << HRTIM_ADC2R_AD2TCC4_Pos)

#define	HRTIM_ADC2R_AD2TCC4 HRTIM_ADC2R_AD2TCC4_Msk

#define	HRTIM_ADC2R_AD2TCPER_Pos (21U)

#define	HRTIM_ADC2R_AD2TCPER_Msk (0x1UL << HRTIM_ADC2R_AD2TCPER_Pos)

#define	HRTIM_ADC2R_AD2TCPER HRTIM_ADC2R_AD2TCPER_Msk

#define	HRTIM_ADC2R_AD2TCRST_Pos (22U)

#define	HRTIM_ADC2R_AD2TCRST_Msk (0x1UL << HRTIM_ADC2R_AD2TCRST_Pos)

#define	HRTIM_ADC2R_AD2TCRST HRTIM_ADC2R_AD2TCRST_Msk

#define	HRTIM_ADC2R_AD2TDC2_Pos (23U)

#define	HRTIM_ADC2R_AD2TDC2_Msk (0x1UL << HRTIM_ADC2R_AD2TDC2_Pos)

#define	HRTIM_ADC2R_AD2TDC2 HRTIM_ADC2R_AD2TDC2_Msk

#define	HRTIM_ADC2R_AD2TFPER_Pos (24U)

#define	HRTIM_ADC2R_AD2TFPER_Msk (0x1UL << HRTIM_ADC2R_AD2TFPER_Pos)

#define	HRTIM_ADC2R_AD2TFPER HRTIM_ADC2R_AD2TFPER_Msk

#define	HRTIM_ADC2R_AD2TDC4_Pos (25U)

#define	HRTIM_ADC2R_AD2TDC4_Msk (0x1UL << HRTIM_ADC2R_AD2TDC4_Pos)

#define	HRTIM_ADC2R_AD2TDC4 HRTIM_ADC2R_AD2TDC4_Msk

#define	HRTIM_ADC2R_AD2TDPER_Pos (26U)

#define	HRTIM_ADC2R_AD2TDPER_Msk (0x1UL << HRTIM_ADC2R_AD2TDPER_Pos)

#define	HRTIM_ADC2R_AD2TDPER HRTIM_ADC2R_AD2TDPER_Msk

#define	HRTIM_ADC2R_AD2TDRST_Pos (27U)

#define	HRTIM_ADC2R_AD2TDRST_Msk (0x1UL << HRTIM_ADC2R_AD2TDRST_Pos)

#define	HRTIM_ADC2R_AD2TDRST HRTIM_ADC2R_AD2TDRST_Msk

#define	HRTIM_ADC2R_AD2TEC2_Pos (28U)

#define	HRTIM_ADC2R_AD2TEC2_Msk (0x1UL << HRTIM_ADC2R_AD2TEC2_Pos)

#define	HRTIM_ADC2R_AD2TEC2 HRTIM_ADC2R_AD2TEC2_Msk

#define	HRTIM_ADC2R_AD2TEC3_Pos (29U)

#define	HRTIM_ADC2R_AD2TEC3_Msk (0x1UL << HRTIM_ADC2R_AD2TEC3_Pos)

#define	HRTIM_ADC2R_AD2TEC3 HRTIM_ADC2R_AD2TEC3_Msk

#define	HRTIM_ADC2R_AD2TEC4_Pos (30U)

#define	HRTIM_ADC2R_AD2TEC4_Msk (0x1UL << HRTIM_ADC2R_AD2TEC4_Pos)

#define	HRTIM_ADC2R_AD2TEC4 HRTIM_ADC2R_AD2TEC4_Msk

#define	HRTIM_ADC2R_AD2TERST_Pos (31U)

#define	HRTIM_ADC2R_AD2TERST_Msk (0x1UL << HRTIM_ADC2R_AD2TERST_Pos)

#define	HRTIM_ADC2R_AD2TERST HRTIM_ADC2R_AD2TERST_Msk

#define	HRTIM_ADC3R_AD3MC1_Pos (0U)

#define	HRTIM_ADC3R_AD3MC1_Msk (0x1UL << HRTIM_ADC3R_AD3MC1_Pos)

#define	HRTIM_ADC3R_AD3MC1 HRTIM_ADC3R_AD3MC1_Msk

#define	HRTIM_ADC3R_AD3MC2_Pos (1U)

#define	HRTIM_ADC3R_AD3MC2_Msk (0x1UL << HRTIM_ADC3R_AD3MC2_Pos)

#define	HRTIM_ADC3R_AD3MC2 HRTIM_ADC3R_AD3MC2_Msk

#define	HRTIM_ADC3R_AD3MC3_Pos (2U)

#define	HRTIM_ADC3R_AD3MC3_Msk (0x1UL << HRTIM_ADC3R_AD3MC3_Pos)

#define	HRTIM_ADC3R_AD3MC3 HRTIM_ADC3R_AD3MC3_Msk

#define	HRTIM_ADC3R_AD3MC4_Pos (3U)

#define	HRTIM_ADC3R_AD3MC4_Msk (0x1UL << HRTIM_ADC3R_AD3MC4_Pos)

#define	HRTIM_ADC3R_AD3MC4 HRTIM_ADC3R_AD3MC4_Msk

#define	HRTIM_ADC3R_AD3MPER_Pos (4U)

#define	HRTIM_ADC3R_AD3MPER_Msk (0x1UL << HRTIM_ADC3R_AD3MPER_Pos)

#define	HRTIM_ADC3R_AD3MPER HRTIM_ADC3R_AD3MPER_Msk

#define	HRTIM_ADC3R_AD3EEV1_Pos (5U)

#define	HRTIM_ADC3R_AD3EEV1_Msk (0x1UL << HRTIM_ADC3R_AD3EEV1_Pos)

#define	HRTIM_ADC3R_AD3EEV1 HRTIM_ADC3R_AD3EEV1_Msk

#define	HRTIM_ADC3R_AD3EEV2_Pos (6U)

#define	HRTIM_ADC3R_AD3EEV2_Msk (0x1UL << HRTIM_ADC3R_AD3EEV2_Pos)

#define	HRTIM_ADC3R_AD3EEV2 HRTIM_ADC3R_AD3EEV2_Msk

#define	HRTIM_ADC3R_AD3EEV3_Pos (7U)

#define	HRTIM_ADC3R_AD3EEV3_Msk (0x1UL << HRTIM_ADC3R_AD3EEV3_Pos)

#define	HRTIM_ADC3R_AD3EEV3 HRTIM_ADC3R_AD3EEV3_Msk

#define	HRTIM_ADC3R_AD3EEV4_Pos (8U)

#define	HRTIM_ADC3R_AD3EEV4_Msk (0x1UL << HRTIM_ADC3R_AD3EEV4_Pos)

#define	HRTIM_ADC3R_AD3EEV4 HRTIM_ADC3R_AD3EEV4_Msk

#define	HRTIM_ADC3R_AD3EEV5_Pos (9U)

#define	HRTIM_ADC3R_AD3EEV5_Msk (0x1UL << HRTIM_ADC3R_AD3EEV5_Pos)

#define	HRTIM_ADC3R_AD3EEV5 HRTIM_ADC3R_AD3EEV5_Msk

#define	HRTIM_ADC3R_AD3TFC2_Pos (10U)

#define	HRTIM_ADC3R_AD3TFC2_Msk (0x1UL << HRTIM_ADC3R_AD3TFC2_Pos)

#define	HRTIM_ADC3R_AD3TFC2 HRTIM_ADC3R_AD3TFC2_Msk

#define	HRTIM_ADC3R_AD3TAC3_Pos (11U)

#define	HRTIM_ADC3R_AD3TAC3_Msk (0x1UL << HRTIM_ADC3R_AD3TAC3_Pos)

#define	HRTIM_ADC3R_AD3TAC3 HRTIM_ADC3R_AD3TAC3_Msk

#define	HRTIM_ADC3R_AD3TAC4_Pos (12U)

#define	HRTIM_ADC3R_AD3TAC4_Msk (0x1UL << HRTIM_ADC3R_AD3TAC4_Pos)

#define	HRTIM_ADC3R_AD3TAC4 HRTIM_ADC3R_AD3TAC4_Msk

#define	HRTIM_ADC3R_AD3TAPER_Pos (13U)

#define	HRTIM_ADC3R_AD3TAPER_Msk (0x1UL << HRTIM_ADC3R_AD3TAPER_Pos)

#define	HRTIM_ADC3R_AD3TAPER HRTIM_ADC3R_AD3TAPER_Msk

#define	HRTIM_ADC3R_AD3TARST_Pos (14U)

#define	HRTIM_ADC3R_AD3TARST_Msk (0x1UL << HRTIM_ADC3R_AD3TARST_Pos)

#define	HRTIM_ADC3R_AD3TARST HRTIM_ADC3R_AD3TARST_Msk

#define	HRTIM_ADC3R_AD3TFC3_Pos (15U)

#define	HRTIM_ADC3R_AD3TFC3_Msk (0x1UL << HRTIM_ADC3R_AD3TFC3_Pos)

#define	HRTIM_ADC3R_AD3TFC3 HRTIM_ADC3R_AD3TFC3_Msk

#define	HRTIM_ADC3R_AD3TBC3_Pos (16U)

#define	HRTIM_ADC3R_AD3TBC3_Msk (0x1UL << HRTIM_ADC3R_AD3TBC3_Pos)

#define	HRTIM_ADC3R_AD3TBC3 HRTIM_ADC3R_AD3TBC3_Msk

#define	HRTIM_ADC3R_AD3TBC4_Pos (17U)

#define	HRTIM_ADC3R_AD3TBC4_Msk (0x1UL << HRTIM_ADC3R_AD3TBC4_Pos)

#define	HRTIM_ADC3R_AD3TBC4 HRTIM_ADC3R_AD3TBC4_Msk

#define	HRTIM_ADC3R_AD3TBPER_Pos (18U)

#define	HRTIM_ADC3R_AD3TBPER_Msk (0x1UL << HRTIM_ADC3R_AD3TBPER_Pos)

#define	HRTIM_ADC3R_AD3TBPER HRTIM_ADC3R_AD3TBPER_Msk

#define	HRTIM_ADC3R_AD3TBRST_Pos (19U)

#define	HRTIM_ADC3R_AD3TBRST_Msk (0x1UL << HRTIM_ADC3R_AD3TBRST_Pos)

#define	HRTIM_ADC3R_AD3TBRST HRTIM_ADC3R_AD3TBRST_Msk

#define	HRTIM_ADC3R_AD3TFC4_Pos (20U)

#define	HRTIM_ADC3R_AD3TFC4_Msk (0x1UL << HRTIM_ADC3R_AD3TFC4_Pos)

#define	HRTIM_ADC3R_AD3TFC4 HRTIM_ADC3R_AD3TFC4_Msk

#define	HRTIM_ADC3R_AD3TCC3_Pos (21U)

#define	HRTIM_ADC3R_AD3TCC3_Msk (0x1UL << HRTIM_ADC3R_AD3TCC3_Pos)

#define	HRTIM_ADC3R_AD3TCC3 HRTIM_ADC3R_AD3TCC3_Msk

#define	HRTIM_ADC3R_AD3TCC4_Pos (22U)

#define	HRTIM_ADC3R_AD3TCC4_Msk (0x1UL << HRTIM_ADC3R_AD3TCC4_Pos)

#define	HRTIM_ADC3R_AD3TCC4 HRTIM_ADC3R_AD3TCC4_Msk

#define	HRTIM_ADC3R_AD3TCPER_Pos (23U)

#define	HRTIM_ADC3R_AD3TCPER_Msk (0x1UL << HRTIM_ADC3R_AD3TCPER_Pos)

#define	HRTIM_ADC3R_AD3TCPER HRTIM_ADC3R_AD3TCPER_Msk

#define	HRTIM_ADC3R_AD3TFPER_Pos (24U)

#define	HRTIM_ADC3R_AD3TFPER_Msk (0x1UL << HRTIM_ADC3R_AD3TFPER_Pos)

#define	HRTIM_ADC3R_AD3TFPER HRTIM_ADC3R_AD3TFPER_Msk

#define	HRTIM_ADC3R_AD3TDC3_Pos (25U)

#define	HRTIM_ADC3R_AD3TDC3_Msk (0x1UL << HRTIM_ADC3R_AD3TDC3_Pos)

#define	HRTIM_ADC3R_AD3TDC3 HRTIM_ADC3R_AD3TDC3_Msk

#define	HRTIM_ADC3R_AD3TDC4_Pos (26U)

#define	HRTIM_ADC3R_AD3TDC4_Msk (0x1UL << HRTIM_ADC3R_AD3TDC4_Pos)

#define	HRTIM_ADC3R_AD3TDC4 HRTIM_ADC3R_AD3TDC4_Msk

#define	HRTIM_ADC3R_AD3TDPER_Pos (27U)

#define	HRTIM_ADC3R_AD3TDPER_Msk (0x1UL << HRTIM_ADC3R_AD3TDPER_Pos)

#define	HRTIM_ADC3R_AD3TDPER HRTIM_ADC3R_AD3TDPER_Msk

#define	HRTIM_ADC3R_AD3TFRST_Pos (28U)

#define	HRTIM_ADC3R_AD3TFRST_Msk (0x1UL << HRTIM_ADC3R_AD3TFRST_Pos)

#define	HRTIM_ADC3R_AD3TFRST HRTIM_ADC3R_AD3TFRST_Msk

#define	HRTIM_ADC3R_AD3TEC3_Pos (29U)

#define	HRTIM_ADC3R_AD3TEC3_Msk (0x1UL << HRTIM_ADC3R_AD3TEC3_Pos)

#define	HRTIM_ADC3R_AD3TEC3 HRTIM_ADC3R_AD3TEC3_Msk

#define	HRTIM_ADC3R_AD3TEC4_Pos (30U)

#define	HRTIM_ADC3R_AD3TEC4_Msk (0x1UL << HRTIM_ADC3R_AD3TEC4_Pos)

#define	HRTIM_ADC3R_AD3TEC4 HRTIM_ADC3R_AD3TEC4_Msk

#define	HRTIM_ADC3R_AD3TEPER_Pos (31U)

#define	HRTIM_ADC3R_AD3TEPER_Msk (0x1UL << HRTIM_ADC3R_AD3TEPER_Pos)

#define	HRTIM_ADC3R_AD3TEPER HRTIM_ADC3R_AD3TEPER_Msk

#define	HRTIM_ADC4R_AD4MC1_Pos (0U)

#define	HRTIM_ADC4R_AD4MC1_Msk (0x1UL << HRTIM_ADC4R_AD4MC1_Pos)

#define	HRTIM_ADC4R_AD4MC1 HRTIM_ADC4R_AD4MC1_Msk

#define	HRTIM_ADC4R_AD4MC2_Pos (1U)

#define	HRTIM_ADC4R_AD4MC2_Msk (0x1UL << HRTIM_ADC4R_AD4MC2_Pos)

#define	HRTIM_ADC4R_AD4MC2 HRTIM_ADC4R_AD4MC2_Msk

#define	HRTIM_ADC4R_AD4MC3_Pos (2U)

#define	HRTIM_ADC4R_AD4MC3_Msk (0x1UL << HRTIM_ADC4R_AD4MC3_Pos)

#define	HRTIM_ADC4R_AD4MC3 HRTIM_ADC4R_AD4MC3_Msk

#define	HRTIM_ADC4R_AD4MC4_Pos (3U)

#define	HRTIM_ADC4R_AD4MC4_Msk (0x1UL << HRTIM_ADC4R_AD4MC4_Pos)

#define	HRTIM_ADC4R_AD4MC4 HRTIM_ADC4R_AD4MC4_Msk

#define	HRTIM_ADC4R_AD4MPER_Pos (4U)

#define	HRTIM_ADC4R_AD4MPER_Msk (0x1UL << HRTIM_ADC4R_AD4MPER_Pos)

#define	HRTIM_ADC4R_AD4MPER HRTIM_ADC4R_AD4MPER_Msk

#define	HRTIM_ADC4R_AD4EEV6_Pos (5U)

#define	HRTIM_ADC4R_AD4EEV6_Msk (0x1UL << HRTIM_ADC4R_AD4EEV6_Pos)

#define	HRTIM_ADC4R_AD4EEV6 HRTIM_ADC4R_AD4EEV6_Msk

#define	HRTIM_ADC4R_AD4EEV7_Pos (6U)

#define	HRTIM_ADC4R_AD4EEV7_Msk (0x1UL << HRTIM_ADC4R_AD4EEV7_Pos)

#define	HRTIM_ADC4R_AD4EEV7 HRTIM_ADC4R_AD4EEV7_Msk

#define	HRTIM_ADC4R_AD4EEV8_Pos (7U)

#define	HRTIM_ADC4R_AD4EEV8_Msk (0x1UL << HRTIM_ADC4R_AD4EEV8_Pos)

#define	HRTIM_ADC4R_AD4EEV8 HRTIM_ADC4R_AD4EEV8_Msk

#define	HRTIM_ADC4R_AD4EEV9_Pos (8U)

#define	HRTIM_ADC4R_AD4EEV9_Msk (0x1UL << HRTIM_ADC4R_AD4EEV9_Pos)

#define	HRTIM_ADC4R_AD4EEV9 HRTIM_ADC4R_AD4EEV9_Msk

#define	HRTIM_ADC4R_AD4EEV10_Pos (9U)

#define	HRTIM_ADC4R_AD4EEV10_Msk (0x1UL << HRTIM_ADC4R_AD4EEV10_Pos)

#define	HRTIM_ADC4R_AD4EEV10 HRTIM_ADC4R_AD4EEV10_Msk

#define	HRTIM_ADC4R_AD4TAC2_Pos (10U)

#define	HRTIM_ADC4R_AD4TAC2_Msk (0x1UL << HRTIM_ADC4R_AD4TAC2_Pos)

#define	HRTIM_ADC4R_AD4TAC2 HRTIM_ADC4R_AD4TAC2_Msk

#define	HRTIM_ADC4R_AD4TFC2_Pos (11U)

#define	HRTIM_ADC4R_AD4TFC2_Msk (0x1UL << HRTIM_ADC4R_AD4TFC2_Pos)

#define	HRTIM_ADC4R_AD4TFC2 HRTIM_ADC4R_AD4TFC2_Msk

#define	HRTIM_ADC4R_AD4TAC4_Pos (12U)

#define	HRTIM_ADC4R_AD4TAC4_Msk (0x1UL << HRTIM_ADC4R_AD4TAC4_Pos)

#define	HRTIM_ADC4R_AD4TAC4 HRTIM_ADC4R_AD4TAC4_Msk

#define	HRTIM_ADC4R_AD4TAPER_Pos (13U)

#define	HRTIM_ADC4R_AD4TAPER_Msk (0x1UL << HRTIM_ADC4R_AD4TAPER_Pos)

#define	HRTIM_ADC4R_AD4TAPER HRTIM_ADC4R_AD4TAPER_Msk

#define	HRTIM_ADC4R_AD4TBC2_Pos (14U)

#define	HRTIM_ADC4R_AD4TBC2_Msk (0x1UL << HRTIM_ADC4R_AD4TBC2_Pos)

#define	HRTIM_ADC4R_AD4TBC2 HRTIM_ADC4R_AD4TBC2_Msk

#define	HRTIM_ADC4R_AD4TFC3_Pos (15U)

#define	HRTIM_ADC4R_AD4TFC3_Msk (0x1UL << HRTIM_ADC4R_AD4TFC3_Pos)

#define	HRTIM_ADC4R_AD4TFC3 HRTIM_ADC4R_AD4TFC3_Msk

#define	HRTIM_ADC4R_AD4TBC4_Pos (16U)

#define	HRTIM_ADC4R_AD4TBC4_Msk (0x1UL << HRTIM_ADC4R_AD4TBC4_Pos)

#define	HRTIM_ADC4R_AD4TBC4 HRTIM_ADC4R_AD4TBC4_Msk

#define	HRTIM_ADC4R_AD4TBPER_Pos (17U)

#define	HRTIM_ADC4R_AD4TBPER_Msk (0x1UL << HRTIM_ADC4R_AD4TBPER_Pos)

#define	HRTIM_ADC4R_AD4TBPER HRTIM_ADC4R_AD4TBPER_Msk

#define	HRTIM_ADC4R_AD4TCC2_Pos (18U)

#define	HRTIM_ADC4R_AD4TCC2_Msk (0x1UL << HRTIM_ADC4R_AD4TCC2_Pos)

#define	HRTIM_ADC4R_AD4TCC2 HRTIM_ADC4R_AD4TCC2_Msk

#define	HRTIM_ADC4R_AD4TFC4_Pos (19U)

#define	HRTIM_ADC4R_AD4TFC4_Msk (0x1UL << HRTIM_ADC4R_AD4TFC4_Pos)

#define	HRTIM_ADC4R_AD4TFC4 HRTIM_ADC4R_AD4TFC4_Msk

#define	HRTIM_ADC4R_AD4TCC4_Pos (20U)

#define	HRTIM_ADC4R_AD4TCC4_Msk (0x1UL << HRTIM_ADC4R_AD4TCC4_Pos)

#define	HRTIM_ADC4R_AD4TCC4 HRTIM_ADC4R_AD4TCC4_Msk

#define	HRTIM_ADC4R_AD4TCPER_Pos (21U)

#define	HRTIM_ADC4R_AD4TCPER_Msk (0x1UL << HRTIM_ADC4R_AD4TCPER_Pos)

#define	HRTIM_ADC4R_AD4TCPER HRTIM_ADC4R_AD4TCPER_Msk

#define	HRTIM_ADC4R_AD4TCRST_Pos (22U)

#define	HRTIM_ADC4R_AD4TCRST_Msk (0x1UL << HRTIM_ADC4R_AD4TCRST_Pos)

#define	HRTIM_ADC4R_AD4TCRST HRTIM_ADC4R_AD4TCRST_Msk

#define	HRTIM_ADC4R_AD4TDC2_Pos (23U)

#define	HRTIM_ADC4R_AD4TDC2_Msk (0x1UL << HRTIM_ADC4R_AD4TDC2_Pos)

#define	HRTIM_ADC4R_AD4TDC2 HRTIM_ADC4R_AD4TDC2_Msk

#define	HRTIM_ADC4R_AD4TFPER_Pos (24U)

#define	HRTIM_ADC4R_AD4TFPER_Msk (0x1UL << HRTIM_ADC4R_AD4TFPER_Pos)

#define	HRTIM_ADC4R_AD4TFPER HRTIM_ADC4R_AD4TFPER_Msk

#define	HRTIM_ADC4R_AD4TDC4_Pos (25U)

#define	HRTIM_ADC4R_AD4TDC4_Msk (0x1UL << HRTIM_ADC4R_AD4TDC4_Pos)

#define	HRTIM_ADC4R_AD4TDC4 HRTIM_ADC4R_AD4TDC4_Msk

#define	HRTIM_ADC4R_AD4TDPER_Pos (26U)

#define	HRTIM_ADC4R_AD4TDPER_Msk (0x1UL << HRTIM_ADC4R_AD4TDPER_Pos)

#define	HRTIM_ADC4R_AD4TDPER HRTIM_ADC4R_AD4TDPER_Msk

#define	HRTIM_ADC4R_AD4TDRST_Pos (27U)

#define	HRTIM_ADC4R_AD4TDRST_Msk (0x1UL << HRTIM_ADC4R_AD4TDRST_Pos)

#define	HRTIM_ADC4R_AD4TDRST HRTIM_ADC4R_AD4TDRST_Msk

#define	HRTIM_ADC4R_AD4TEC2_Pos (28U)

#define	HRTIM_ADC4R_AD4TEC2_Msk (0x1UL << HRTIM_ADC4R_AD4TEC2_Pos)

#define	HRTIM_ADC4R_AD4TEC2 HRTIM_ADC4R_AD4TEC2_Msk

#define	HRTIM_ADC4R_AD4TEC3_Pos (29U)

#define	HRTIM_ADC4R_AD4TEC3_Msk (0x1UL << HRTIM_ADC4R_AD4TEC3_Pos)

#define	HRTIM_ADC4R_AD4TEC3 HRTIM_ADC4R_AD4TEC3_Msk

#define	HRTIM_ADC4R_AD4TEC4_Pos (30U)

#define	HRTIM_ADC4R_AD4TEC4_Msk (0x1UL << HRTIM_ADC4R_AD4TEC4_Pos)

#define	HRTIM_ADC4R_AD4TEC4 HRTIM_ADC4R_AD4TEC4_Msk

#define	HRTIM_ADC4R_AD4TERST_Pos (31U)

#define	HRTIM_ADC4R_AD4TERST_Msk (0x1UL << HRTIM_ADC4R_AD4TERST_Pos)

#define	HRTIM_ADC4R_AD4TERST HRTIM_ADC4R_AD4TERST_Msk

#define	HRTIM_DLLCR_CAL_Pos (0U)

#define	HRTIM_DLLCR_CAL_Msk (0x1UL << HRTIM_DLLCR_CAL_Pos)

#define	HRTIM_DLLCR_CAL HRTIM_DLLCR_CAL_Msk

#define	HRTIM_DLLCR_CALEN_Pos (1U)

#define	HRTIM_DLLCR_CALEN_Msk (0x1UL << HRTIM_DLLCR_CALEN_Pos)

#define	HRTIM_DLLCR_CALEN HRTIM_DLLCR_CALEN_Msk

#define	HRTIM_DLLCR_CALRTE_Pos (2U)

#define	HRTIM_DLLCR_CALRTE_Msk (0x3UL << HRTIM_DLLCR_CALRTE_Pos)

#define	HRTIM_DLLCR_CALRTE HRTIM_DLLCR_CALRTE_Msk

#define	HRTIM_DLLCR_CALRTE_0 (0x1UL << HRTIM_DLLCR_CALRTE_Pos)

#define	HRTIM_DLLCR_CALRTE_1 (0x2UL << HRTIM_DLLCR_CALRTE_Pos)

#define	HRTIM_FLTINR1_FLT1E_Pos (0U)

#define	HRTIM_FLTINR1_FLT1E_Msk (0x1UL << HRTIM_FLTINR1_FLT1E_Pos)

#define	HRTIM_FLTINR1_FLT1E HRTIM_FLTINR1_FLT1E_Msk

#define	HRTIM_FLTINR1_FLT1P_Pos (1U)

#define	HRTIM_FLTINR1_FLT1P_Msk (0x1UL << HRTIM_FLTINR1_FLT1P_Pos)

#define	HRTIM_FLTINR1_FLT1P HRTIM_FLTINR1_FLT1P_Msk

#define	HRTIM_FLTINR1_FLT1SRC_0_Pos (2U)

#define	HRTIM_FLTINR1_FLT1SRC_0_Msk (0x1UL << HRTIM_FLTINR1_FLT1SRC_0_Pos)

#define	HRTIM_FLTINR1_FLT1SRC_0 HRTIM_FLTINR1_FLT1SRC_0_Msk

#define	HRTIM_FLTINR1_FLT1F_Pos (3U)

#define	HRTIM_FLTINR1_FLT1F_Msk (0xFUL << HRTIM_FLTINR1_FLT1F_Pos)

#define	HRTIM_FLTINR1_FLT1F HRTIM_FLTINR1_FLT1F_Msk

#define	HRTIM_FLTINR1_FLT1F_0 (0x1UL << HRTIM_FLTINR1_FLT1F_Pos)

#define	HRTIM_FLTINR1_FLT1F_1 (0x2UL << HRTIM_FLTINR1_FLT1F_Pos)

#define	HRTIM_FLTINR1_FLT1F_2 (0x4UL << HRTIM_FLTINR1_FLT1F_Pos)

#define	HRTIM_FLTINR1_FLT1F_3 (0x8UL << HRTIM_FLTINR1_FLT1F_Pos)

#define	HRTIM_FLTINR1_FLT1LCK_Pos (7U)

#define	HRTIM_FLTINR1_FLT1LCK_Msk (0x1UL << HRTIM_FLTINR1_FLT1LCK_Pos)

#define	HRTIM_FLTINR1_FLT1LCK HRTIM_FLTINR1_FLT1LCK_Msk

#define	HRTIM_FLTINR1_FLT2E_Pos (8U)

#define	HRTIM_FLTINR1_FLT2E_Msk (0x1UL << HRTIM_FLTINR1_FLT2E_Pos)

#define	HRTIM_FLTINR1_FLT2E HRTIM_FLTINR1_FLT2E_Msk

#define	HRTIM_FLTINR1_FLT2P_Pos (9U)

#define	HRTIM_FLTINR1_FLT2P_Msk (0x1UL << HRTIM_FLTINR1_FLT2P_Pos)

#define	HRTIM_FLTINR1_FLT2P HRTIM_FLTINR1_FLT2P_Msk

#define	HRTIM_FLTINR1_FLT2SRC_0_Pos (10U)

#define	HRTIM_FLTINR1_FLT2SRC_0_Msk (0x1UL << HRTIM_FLTINR1_FLT2SRC_0_Pos)

#define	HRTIM_FLTINR1_FLT2SRC_0 HRTIM_FLTINR1_FLT2SRC_0_Msk

#define	HRTIM_FLTINR1_FLT2F_Pos (11U)

#define	HRTIM_FLTINR1_FLT2F_Msk (0xFUL << HRTIM_FLTINR1_FLT2F_Pos)

#define	HRTIM_FLTINR1_FLT2F HRTIM_FLTINR1_FLT2F_Msk

#define	HRTIM_FLTINR1_FLT2F_0 (0x1UL << HRTIM_FLTINR1_FLT2F_Pos)

#define	HRTIM_FLTINR1_FLT2F_1 (0x2UL << HRTIM_FLTINR1_FLT2F_Pos)

#define	HRTIM_FLTINR1_FLT2F_2 (0x4UL << HRTIM_FLTINR1_FLT2F_Pos)

#define	HRTIM_FLTINR1_FLT2F_3 (0x8UL << HRTIM_FLTINR1_FLT2F_Pos)

#define	HRTIM_FLTINR1_FLT2LCK_Pos (15U)

#define	HRTIM_FLTINR1_FLT2LCK_Msk (0x1UL << HRTIM_FLTINR1_FLT2LCK_Pos)

#define	HRTIM_FLTINR1_FLT2LCK HRTIM_FLTINR1_FLT2LCK_Msk

#define	HRTIM_FLTINR1_FLT3E_Pos (16U)

#define	HRTIM_FLTINR1_FLT3E_Msk (0x1UL << HRTIM_FLTINR1_FLT3E_Pos)

#define	HRTIM_FLTINR1_FLT3E HRTIM_FLTINR1_FLT3E_Msk

#define	HRTIM_FLTINR1_FLT3P_Pos (17U)

#define	HRTIM_FLTINR1_FLT3P_Msk (0x1UL << HRTIM_FLTINR1_FLT3P_Pos)

#define	HRTIM_FLTINR1_FLT3P HRTIM_FLTINR1_FLT3P_Msk

#define	HRTIM_FLTINR1_FLT3SRC_0_Pos (18U)

#define	HRTIM_FLTINR1_FLT3SRC_0_Msk (0x1UL << HRTIM_FLTINR1_FLT3SRC_0_Pos)

#define	HRTIM_FLTINR1_FLT3SRC_0 HRTIM_FLTINR1_FLT3SRC_0_Msk

#define	HRTIM_FLTINR1_FLT3F_Pos (19U)

#define	HRTIM_FLTINR1_FLT3F_Msk (0xFUL << HRTIM_FLTINR1_FLT3F_Pos)

#define	HRTIM_FLTINR1_FLT3F HRTIM_FLTINR1_FLT3F_Msk

#define	HRTIM_FLTINR1_FLT3F_0 (0x1UL << HRTIM_FLTINR1_FLT3F_Pos)

#define	HRTIM_FLTINR1_FLT3F_1 (0x2UL << HRTIM_FLTINR1_FLT3F_Pos)

#define	HRTIM_FLTINR1_FLT3F_2 (0x4UL << HRTIM_FLTINR1_FLT3F_Pos)

#define	HRTIM_FLTINR1_FLT3F_3 (0x8UL << HRTIM_FLTINR1_FLT3F_Pos)

#define	HRTIM_FLTINR1_FLT3LCK_Pos (23U)

#define	HRTIM_FLTINR1_FLT3LCK_Msk (0x1UL << HRTIM_FLTINR1_FLT3LCK_Pos)

#define	HRTIM_FLTINR1_FLT3LCK HRTIM_FLTINR1_FLT3LCK_Msk

#define	HRTIM_FLTINR1_FLT4E_Pos (24U)

#define	HRTIM_FLTINR1_FLT4E_Msk (0x1UL << HRTIM_FLTINR1_FLT4E_Pos)

#define	HRTIM_FLTINR1_FLT4E HRTIM_FLTINR1_FLT4E_Msk

#define	HRTIM_FLTINR1_FLT4P_Pos (25U)

#define	HRTIM_FLTINR1_FLT4P_Msk (0x1UL << HRTIM_FLTINR1_FLT4P_Pos)

#define	HRTIM_FLTINR1_FLT4P HRTIM_FLTINR1_FLT4P_Msk

#define	HRTIM_FLTINR1_FLT4SRC_0_Pos (26U)

#define	HRTIM_FLTINR1_FLT4SRC_0_Msk (0x1UL << HRTIM_FLTINR1_FLT4SRC_0_Pos)

#define	HRTIM_FLTINR1_FLT4SRC_0 HRTIM_FLTINR1_FLT4SRC_0_Msk

#define	HRTIM_FLTINR1_FLT4F_Pos (27U)

#define	HRTIM_FLTINR1_FLT4F_Msk (0xFUL << HRTIM_FLTINR1_FLT4F_Pos)

#define	HRTIM_FLTINR1_FLT4F HRTIM_FLTINR1_FLT4F_Msk

#define	HRTIM_FLTINR1_FLT4F_0 (0x1UL << HRTIM_FLTINR1_FLT4F_Pos)

#define	HRTIM_FLTINR1_FLT4F_1 (0x2UL << HRTIM_FLTINR1_FLT4F_Pos)

#define	HRTIM_FLTINR1_FLT4F_2 (0x4UL << HRTIM_FLTINR1_FLT4F_Pos)

#define	HRTIM_FLTINR1_FLT4F_3 (0x8UL << HRTIM_FLTINR1_FLT4F_Pos)

#define	HRTIM_FLTINR1_FLT4LCK_Pos (31U)

#define	HRTIM_FLTINR1_FLT4LCK_Msk (0x1UL << HRTIM_FLTINR1_FLT4LCK_Pos)

#define	HRTIM_FLTINR1_FLT4LCK HRTIM_FLTINR1_FLT4LCK_Msk

#define	HRTIM_FLTINR2_FLT5E_Pos (0U)

#define	HRTIM_FLTINR2_FLT5E_Msk (0x1UL << HRTIM_FLTINR2_FLT5E_Pos)

#define	HRTIM_FLTINR2_FLT5E HRTIM_FLTINR2_FLT5E_Msk

#define	HRTIM_FLTINR2_FLT5P_Pos (1U)

#define	HRTIM_FLTINR2_FLT5P_Msk (0x1UL << HRTIM_FLTINR2_FLT5P_Pos)

#define	HRTIM_FLTINR2_FLT5P HRTIM_FLTINR2_FLT5P_Msk

#define	HRTIM_FLTINR2_FLT5SRC_0_Pos (2U)

#define	HRTIM_FLTINR2_FLT5SRC_0_Msk (0x1UL << HRTIM_FLTINR2_FLT5SRC_0_Pos)

#define	HRTIM_FLTINR2_FLT5SRC_0 HRTIM_FLTINR2_FLT5SRC_0_Msk

#define	HRTIM_FLTINR2_FLT5F_Pos (3U)

#define	HRTIM_FLTINR2_FLT5F_Msk (0xFUL << HRTIM_FLTINR2_FLT5F_Pos)

#define	HRTIM_FLTINR2_FLT5F HRTIM_FLTINR2_FLT5F_Msk

#define	HRTIM_FLTINR2_FLT5F_0 (0x1UL << HRTIM_FLTINR2_FLT5F_Pos)

#define	HRTIM_FLTINR2_FLT5F_1 (0x2UL << HRTIM_FLTINR2_FLT5F_Pos)

#define	HRTIM_FLTINR2_FLT5F_2 (0x4UL << HRTIM_FLTINR2_FLT5F_Pos)

#define	HRTIM_FLTINR2_FLT5F_3 (0x8UL << HRTIM_FLTINR2_FLT5F_Pos)

#define	HRTIM_FLTINR2_FLT5LCK_Pos (7U)

#define	HRTIM_FLTINR2_FLT5LCK_Msk (0x1UL << HRTIM_FLTINR2_FLT5LCK_Pos)

#define	HRTIM_FLTINR2_FLT5LCK HRTIM_FLTINR2_FLT5LCK_Msk

#define	HRTIM_FLTINR2_FLT6E_Pos (8U)

#define	HRTIM_FLTINR2_FLT6E_Msk (0x1UL << HRTIM_FLTINR2_FLT6E_Pos)

#define	HRTIM_FLTINR2_FLT6E HRTIM_FLTINR2_FLT6E_Msk

#define	HRTIM_FLTINR2_FLT6P_Pos (9U)

#define	HRTIM_FLTINR2_FLT6P_Msk (0x1UL << HRTIM_FLTINR2_FLT6P_Pos)

#define	HRTIM_FLTINR2_FLT6P HRTIM_FLTINR2_FLT6P_Msk

#define	HRTIM_FLTINR2_FLT6SRC_0_Pos (10U)

#define	HRTIM_FLTINR2_FLT6SRC_0_Msk (0x1UL << HRTIM_FLTINR2_FLT6SRC_0_Pos)

#define	HRTIM_FLTINR2_FLT6SRC_0 HRTIM_FLTINR2_FLT6SRC_0_Msk

#define	HRTIM_FLTINR2_FLT6F_Pos (11U)

#define	HRTIM_FLTINR2_FLT6F_Msk (0xFUL << HRTIM_FLTINR2_FLT6F_Pos)

#define	HRTIM_FLTINR2_FLT6F HRTIM_FLTINR2_FLT6F_Msk

#define	HRTIM_FLTINR2_FLT6F_0 (0x1UL << HRTIM_FLTINR2_FLT6F_Pos)

#define	HRTIM_FLTINR2_FLT6F_1 (0x2UL << HRTIM_FLTINR2_FLT6F_Pos)

#define	HRTIM_FLTINR2_FLT6F_2 (0x4UL << HRTIM_FLTINR2_FLT6F_Pos)

#define	HRTIM_FLTINR2_FLT6F_3 (0x8UL << HRTIM_FLTINR2_FLT6F_Pos)

#define	HRTIM_FLTINR2_FLT6LCK_Pos (15U)

#define	HRTIM_FLTINR2_FLT6LCK_Msk (0x1UL << HRTIM_FLTINR2_FLT6LCK_Pos)

#define	HRTIM_FLTINR2_FLT6LCK HRTIM_FLTINR2_FLT6LCK_Msk

#define	HRTIM_FLTINR2_FLT1SRC_1_Pos (16U)

#define	HRTIM_FLTINR2_FLT1SRC_1_Msk (0x1UL << HRTIM_FLTINR2_FLT1SRC_1_Pos)

#define	HRTIM_FLTINR2_FLT1SRC_1 HRTIM_FLTINR2_FLT1SRC_1_Msk

#define	HRTIM_FLTINR2_FLT2SRC_1_Pos (17U)

#define	HRTIM_FLTINR2_FLT2SRC_1_Msk (0x1UL << HRTIM_FLTINR2_FLT2SRC_1_Pos)

#define	HRTIM_FLTINR2_FLT2SRC_1 HRTIM_FLTINR2_FLT2SRC_1_Msk

#define	HRTIM_FLTINR2_FLT3SRC_1_Pos (18U)

#define	HRTIM_FLTINR2_FLT3SRC_1_Msk (0x1UL << HRTIM_FLTINR2_FLT3SRC_1_Pos)

#define	HRTIM_FLTINR2_FLT3SRC_1 HRTIM_FLTINR2_FLT3SRC_1_Msk

#define	HRTIM_FLTINR2_FLT4SRC_1_Pos (19U)

#define	HRTIM_FLTINR2_FLT4SRC_1_Msk (0x1UL << HRTIM_FLTINR2_FLT4SRC_1_Pos)

#define	HRTIM_FLTINR2_FLT4SRC_1 HRTIM_FLTINR2_FLT4SRC_1_Msk

#define	HRTIM_FLTINR2_FLT5SRC_1_Pos (20U)

#define	HRTIM_FLTINR2_FLT5SRC_1_Msk (0x1UL << HRTIM_FLTINR2_FLT5SRC_1_Pos)

#define	HRTIM_FLTINR2_FLT5SRC_1 HRTIM_FLTINR2_FLT5SRC_1_Msk

#define	HRTIM_FLTINR2_FLT6SRC_1_Pos (21U)

#define	HRTIM_FLTINR2_FLT6SRC_1_Msk (0x1UL << HRTIM_FLTINR2_FLT6SRC_1_Pos)

#define	HRTIM_FLTINR2_FLT6SRC_1 HRTIM_FLTINR2_FLT6SRC_1_Msk

#define	HRTIM_FLTINR2_FLTSD_Pos (24U)

#define	HRTIM_FLTINR2_FLTSD_Msk (0x3UL << HRTIM_FLTINR2_FLTSD_Pos)

#define	HRTIM_FLTINR2_FLTSD HRTIM_FLTINR2_FLTSD_Msk

#define	HRTIM_FLTINR2_FLTSD_0 (0x1UL << HRTIM_FLTINR2_FLTSD_Pos)

#define	HRTIM_FLTINR2_FLTSD_1 (0x2UL << HRTIM_FLTINR2_FLTSD_Pos)

#define	HRTIM_FLTINR3_FLT1BLKE_Pos (0U)

#define	HRTIM_FLTINR3_FLT1BLKE_Msk (0x1UL << HRTIM_FLTINR3_FLT1BLKE_Pos)

#define	HRTIM_FLTINR3_FLT1BLKE HRTIM_FLTINR3_FLT1BLKE_Msk

#define	HRTIM_FLTINR3_FLT1BLKS_Pos (1U)

#define	HRTIM_FLTINR3_FLT1BLKS_Msk (0x1UL << HRTIM_FLTINR3_FLT1BLKS_Pos)

#define	HRTIM_FLTINR3_FLT1BLKS HRTIM_FLTINR3_FLT1BLKS_Msk

#define	HRTIM_FLTINR3_FLT1CNT_Pos (2U)

#define	HRTIM_FLTINR3_FLT1CNT_Msk (0xFUL << HRTIM_FLTINR3_FLT1CNT_Pos)

#define	HRTIM_FLTINR3_FLT1CNT HRTIM_FLTINR3_FLT1CNT_Msk

#define	HRTIM_FLTINR3_FLT1CNT_0 (0x1UL << HRTIM_FLTINR3_FLT1CNT_Pos)

#define	HRTIM_FLTINR3_FLT1CNT_1 (0x2UL << HRTIM_FLTINR3_FLT1CNT_Pos)

#define	HRTIM_FLTINR3_FLT1CNT_2 (0x4UL << HRTIM_FLTINR3_FLT1CNT_Pos)

#define	HRTIM_FLTINR3_FLT1CNT_3 (0x8UL << HRTIM_FLTINR3_FLT1CNT_Pos)

#define	HRTIM_FLTINR3_FLT1CRES_Pos (6U)

#define	HRTIM_FLTINR3_FLT1CRES_Msk (0x1UL << HRTIM_FLTINR3_FLT1CRES_Pos)

#define	HRTIM_FLTINR3_FLT1CRES HRTIM_FLTINR3_FLT1CRES_Msk

#define	HRTIM_FLTINR3_FLT1RSTM_Pos (7U)

#define	HRTIM_FLTINR3_FLT1RSTM_Msk (0x1UL << HRTIM_FLTINR3_FLT1RSTM_Pos)

#define	HRTIM_FLTINR3_FLT1RSTM HRTIM_FLTINR3_FLT1RSTM_Msk

#define	HRTIM_FLTINR3_FLT2BLKE_Pos (8U)

#define	HRTIM_FLTINR3_FLT2BLKE_Msk (0x1UL << HRTIM_FLTINR3_FLT2BLKE_Pos)

#define	HRTIM_FLTINR3_FLT2BLKE HRTIM_FLTINR3_FLT2BLKE_Msk

#define	HRTIM_FLTINR3_FLT2BLKS_Pos (9U)

#define	HRTIM_FLTINR3_FLT2BLKS_Msk (0x1UL << HRTIM_FLTINR3_FLT2BLKS_Pos)

#define	HRTIM_FLTINR3_FLT2BLKS HRTIM_FLTINR3_FLT2BLKS_Msk

#define	HRTIM_FLTINR3_FLT2CNT_Pos (10U)

#define	HRTIM_FLTINR3_FLT2CNT_Msk (0xFUL << HRTIM_FLTINR3_FLT2CNT_Pos)

#define	HRTIM_FLTINR3_FLT2CNT HRTIM_FLTINR3_FLT2CNT_Msk

#define	HRTIM_FLTINR3_FLT2CNT_0 (0x1UL << HRTIM_FLTINR3_FLT2CNT_Pos)

#define	HRTIM_FLTINR3_FLT2CNT_1 (0x2UL << HRTIM_FLTINR3_FLT2CNT_Pos)

#define	HRTIM_FLTINR3_FLT2CNT_2 (0x4UL << HRTIM_FLTINR3_FLT2CNT_Pos)

#define	HRTIM_FLTINR3_FLT2CNT_3 (0x8UL << HRTIM_FLTINR3_FLT2CNT_Pos)

#define	HRTIM_FLTINR3_FLT2CRES_Pos (14U)

#define	HRTIM_FLTINR3_FLT2CRES_Msk (0x1UL << HRTIM_FLTINR3_FLT2CRES_Pos)

#define	HRTIM_FLTINR3_FLT2CRES HRTIM_FLTINR3_FLT2CRES_Msk

#define	HRTIM_FLTINR3_FLT2RSTM_Pos (15U)

#define	HRTIM_FLTINR3_FLT2RSTM_Msk (0x1UL << HRTIM_FLTINR3_FLT2RSTM_Pos)

#define	HRTIM_FLTINR3_FLT2RSTM HRTIM_FLTINR3_FLT2RSTM_Msk

#define	HRTIM_FLTINR3_FLT3BLKE_Pos (16U)

#define	HRTIM_FLTINR3_FLT3BLKE_Msk (0x1UL << HRTIM_FLTINR3_FLT3BLKE_Pos)

#define	HRTIM_FLTINR3_FLT3BLKE HRTIM_FLTINR3_FLT3BLKE_Msk

#define	HRTIM_FLTINR3_FLT3BLKS_Pos (17U)

#define	HRTIM_FLTINR3_FLT3BLKS_Msk (0x1UL << HRTIM_FLTINR3_FLT3BLKS_Pos)

#define	HRTIM_FLTINR3_FLT3BLKS HRTIM_FLTINR3_FLT3BLKS_Msk

#define	HRTIM_FLTINR3_FLT3CNT_Pos (18U)

#define	HRTIM_FLTINR3_FLT3CNT_Msk (0xFUL << HRTIM_FLTINR3_FLT3CNT_Pos)

#define	HRTIM_FLTINR3_FLT3CNT HRTIM_FLTINR3_FLT3CNT_Msk

#define	HRTIM_FLTINR3_FLT3CNT_0 (0x1UL << HRTIM_FLTINR3_FLT3CNT_Pos)

#define	HRTIM_FLTINR3_FLT3CNT_1 (0x2UL << HRTIM_FLTINR3_FLT3CNT_Pos)

#define	HRTIM_FLTINR3_FLT3CNT_2 (0x4UL << HRTIM_FLTINR3_FLT3CNT_Pos)

#define	HRTIM_FLTINR3_FLT3CNT_3 (0x8UL << HRTIM_FLTINR3_FLT3CNT_Pos)

#define	HRTIM_FLTINR3_FLT3CRES_Pos (22U)

#define	HRTIM_FLTINR3_FLT3CRES_Msk (0x1UL << HRTIM_FLTINR3_FLT3CRES_Pos)

#define	HRTIM_FLTINR3_FLT3CRES HRTIM_FLTINR3_FLT3CRES_Msk

#define	HRTIM_FLTINR3_FLT3RSTM_Pos (23U)

#define	HRTIM_FLTINR3_FLT3RSTM_Msk (0x1UL << HRTIM_FLTINR3_FLT3RSTM_Pos)

#define	HRTIM_FLTINR3_FLT3RSTM HRTIM_FLTINR3_FLT3RSTM_Msk

#define	HRTIM_FLTINR3_FLT4BLKE_Pos (24U)

#define	HRTIM_FLTINR3_FLT4BLKE_Msk (0x1UL << HRTIM_FLTINR3_FLT4BLKE_Pos)

#define	HRTIM_FLTINR3_FLT4BLKE HRTIM_FLTINR3_FLT4BLKE_Msk

#define	HRTIM_FLTINR3_FLT4BLKS_Pos (25U)

#define	HRTIM_FLTINR3_FLT4BLKS_Msk (0x1UL << HRTIM_FLTINR3_FLT4BLKS_Pos)

#define	HRTIM_FLTINR3_FLT4BLKS HRTIM_FLTINR3_FLT4BLKS_Msk

#define	HRTIM_FLTINR3_FLT4CNT_Pos (26U)

#define	HRTIM_FLTINR3_FLT4CNT_Msk (0xFUL << HRTIM_FLTINR3_FLT4CNT_Pos)

#define	HRTIM_FLTINR3_FLT4CNT HRTIM_FLTINR3_FLT4CNT_Msk

#define	HRTIM_FLTINR3_FLT4CNT_0 (0x1UL << HRTIM_FLTINR3_FLT4CNT_Pos)

#define	HRTIM_FLTINR3_FLT4CNT_1 (0x2UL << HRTIM_FLTINR3_FLT4CNT_Pos)

#define	HRTIM_FLTINR3_FLT4CNT_2 (0x4UL << HRTIM_FLTINR3_FLT4CNT_Pos)

#define	HRTIM_FLTINR3_FLT4CNT_3 (0x8UL << HRTIM_FLTINR3_FLT4CNT_Pos)

#define	HRTIM_FLTINR3_FLT4CRES_Pos (30U)

#define	HRTIM_FLTINR3_FLT4CRES_Msk (0x1UL << HRTIM_FLTINR3_FLT4CRES_Pos)

#define	HRTIM_FLTINR3_FLT4CRES HRTIM_FLTINR3_FLT4CRES_Msk

#define	HRTIM_FLTINR3_FLT4RSTM_Pos (31U)

#define	HRTIM_FLTINR3_FLT4RSTM_Msk (0x1UL << HRTIM_FLTINR3_FLT4RSTM_Pos)

#define	HRTIM_FLTINR3_FLT4RSTM HRTIM_FLTINR3_FLT4RSTM_Msk

#define	HRTIM_FLTINR4_FLT5BLKE_Pos (0U)

#define	HRTIM_FLTINR4_FLT5BLKE_Msk (0x1UL << HRTIM_FLTINR4_FLT5BLKE_Pos)

#define	HRTIM_FLTINR4_FLT5BLKE HRTIM_FLTINR4_FLT5BLKE_Msk

#define	HRTIM_FLTINR4_FLT5BLKS_Pos (1U)

#define	HRTIM_FLTINR4_FLT5BLKS_Msk (0x1UL << HRTIM_FLTINR4_FLT5BLKS_Pos)

#define	HRTIM_FLTINR4_FLT5BLKS HRTIM_FLTINR4_FLT5BLKS_Msk

#define	HRTIM_FLTINR4_FLT5CNT_Pos (2U)

#define	HRTIM_FLTINR4_FLT5CNT_Msk (0xFUL << HRTIM_FLTINR4_FLT5CNT_Pos)

#define	HRTIM_FLTINR4_FLT5CNT HRTIM_FLTINR4_FLT5CNT_Msk

#define	HRTIM_FLTINR4_FLT5CNT_0 (0x1UL << HRTIM_FLTINR4_FLT5CNT_Pos)

#define	HRTIM_FLTINR4_FLT5CNT_1 (0x2UL << HRTIM_FLTINR4_FLT5CNT_Pos)

#define	HRTIM_FLTINR4_FLT5CNT_2 (0x4UL << HRTIM_FLTINR4_FLT5CNT_Pos)

#define	HRTIM_FLTINR4_FLT5CNT_3 (0x8UL << HRTIM_FLTINR4_FLT5CNT_Pos)

#define	HRTIM_FLTINR4_FLT5CRES_Pos (6U)

#define	HRTIM_FLTINR4_FLT5CRES_Msk (0x1UL << HRTIM_FLTINR4_FLT5CRES_Pos)

#define	HRTIM_FLTINR4_FLT5CRES HRTIM_FLTINR4_FLT5CRES_Msk

#define	HRTIM_FLTINR4_FLT5RSTM_Pos (7U)

#define	HRTIM_FLTINR4_FLT5RSTM_Msk (0x1UL << HRTIM_FLTINR4_FLT5RSTM_Pos)

#define	HRTIM_FLTINR4_FLT5RSTM HRTIM_FLTINR4_FLT5RSTM_Msk

#define	HRTIM_FLTINR4_FLT6BLKE_Pos (8U)

#define	HRTIM_FLTINR4_FLT6BLKE_Msk (0x1UL << HRTIM_FLTINR4_FLT6BLKE_Pos)

#define	HRTIM_FLTINR4_FLT6BLKE HRTIM_FLTINR4_FLT6BLKE_Msk

#define	HRTIM_FLTINR4_FLT6BLKS_Pos (9U)

#define	HRTIM_FLTINR4_FLT6BLKS_Msk (0x1UL << HRTIM_FLTINR4_FLT6BLKS_Pos)

#define	HRTIM_FLTINR4_FLT6BLKS HRTIM_FLTINR4_FLT6BLKS_Msk

#define	HRTIM_FLTINR4_FLT6CNT_Pos (10U)

#define	HRTIM_FLTINR4_FLT6CNT_Msk (0xFUL << HRTIM_FLTINR4_FLT6CNT_Pos)

#define	HRTIM_FLTINR4_FLT6CNT HRTIM_FLTINR4_FLT6CNT_Msk

#define	HRTIM_FLTINR4_FLT6CNT_0 (0x1UL << HRTIM_FLTINR4_FLT6CNT_Pos)

#define	HRTIM_FLTINR4_FLT6CNT_1 (0x2UL << HRTIM_FLTINR4_FLT6CNT_Pos)

#define	HRTIM_FLTINR4_FLT6CNT_2 (0x4UL << HRTIM_FLTINR4_FLT6CNT_Pos)

#define	HRTIM_FLTINR4_FLT6CNT_3 (0x8UL << HRTIM_FLTINR4_FLT6CNT_Pos)

#define	HRTIM_FLTINR4_FLT6CRES_Pos (14U)

#define	HRTIM_FLTINR4_FLT6CRES_Msk (0x1UL << HRTIM_FLTINR4_FLT6CRES_Pos)

#define	HRTIM_FLTINR4_FLT6CRES HRTIM_FLTINR4_FLT6CRES_Msk

#define	HRTIM_FLTINR4_FLT6RSTM_Pos (15U)

#define	HRTIM_FLTINR4_FLT6RSTM_Msk (0x1UL << HRTIM_FLTINR4_FLT6RSTM_Pos)

#define	HRTIM_FLTINR4_FLT6RSTM HRTIM_FLTINR4_FLT6RSTM_Msk

#define	HRTIM_BDMUPR_MCR_Pos (0U)

#define	HRTIM_BDMUPR_MCR_Msk (0x1UL << HRTIM_BDMUPR_MCR_Pos)

#define	HRTIM_BDMUPR_MCR HRTIM_BDMUPR_MCR_Msk

#define	HRTIM_BDMUPR_MICR_Pos (1U)

#define	HRTIM_BDMUPR_MICR_Msk (0x1UL << HRTIM_BDMUPR_MICR_Pos)

#define	HRTIM_BDMUPR_MICR HRTIM_BDMUPR_MICR_Msk

#define	HRTIM_BDMUPR_MDIER_Pos (2U)

#define	HRTIM_BDMUPR_MDIER_Msk (0x1UL << HRTIM_BDMUPR_MDIER_Pos)

#define	HRTIM_BDMUPR_MDIER HRTIM_BDMUPR_MDIER_Msk

#define	HRTIM_BDMUPR_MCNT_Pos (3U)

#define	HRTIM_BDMUPR_MCNT_Msk (0x1UL << HRTIM_BDMUPR_MCNT_Pos)

#define	HRTIM_BDMUPR_MCNT HRTIM_BDMUPR_MCNT_Msk

#define	HRTIM_BDMUPR_MPER_Pos (4U)

#define	HRTIM_BDMUPR_MPER_Msk (0x1UL << HRTIM_BDMUPR_MPER_Pos)

#define	HRTIM_BDMUPR_MPER HRTIM_BDMUPR_MPER_Msk

#define	HRTIM_BDMUPR_MREP_Pos (5U)

#define	HRTIM_BDMUPR_MREP_Msk (0x1UL << HRTIM_BDMUPR_MREP_Pos)

#define	HRTIM_BDMUPR_MREP HRTIM_BDMUPR_MREP_Msk

#define	HRTIM_BDMUPR_MCMP1_Pos (6U)

#define	HRTIM_BDMUPR_MCMP1_Msk (0x1UL << HRTIM_BDMUPR_MCMP1_Pos)

#define	HRTIM_BDMUPR_MCMP1 HRTIM_BDMUPR_MCMP1_Msk

#define	HRTIM_BDMUPR_MCMP2_Pos (7U)

#define	HRTIM_BDMUPR_MCMP2_Msk (0x1UL << HRTIM_BDMUPR_MCMP2_Pos)

#define	HRTIM_BDMUPR_MCMP2 HRTIM_BDMUPR_MCMP2_Msk

#define	HRTIM_BDMUPR_MCMP3_Pos (8U)

#define	HRTIM_BDMUPR_MCMP3_Msk (0x1UL << HRTIM_BDMUPR_MCMP3_Pos)

#define	HRTIM_BDMUPR_MCMP3 HRTIM_BDMUPR_MCMP3_Msk

#define	HRTIM_BDMUPR_MCMP4_Pos (9U)

#define	HRTIM_BDMUPR_MCMP4_Msk (0x1UL << HRTIM_BDMUPR_MCMP4_Pos)

#define	HRTIM_BDMUPR_MCMP4 HRTIM_BDMUPR_MCMP4_Msk

#define	HRTIM_BDTUPR_TIMCR_Pos (0U)

#define	HRTIM_BDTUPR_TIMCR_Msk (0x1UL << HRTIM_BDTUPR_TIMCR_Pos)

#define	HRTIM_BDTUPR_TIMCR HRTIM_BDTUPR_TIMCR_Msk

#define	HRTIM_BDTUPR_TIMICR_Pos (1U)

#define	HRTIM_BDTUPR_TIMICR_Msk (0x1UL << HRTIM_BDTUPR_TIMICR_Pos)

#define	HRTIM_BDTUPR_TIMICR HRTIM_BDTUPR_TIMICR_Msk

#define	HRTIM_BDTUPR_TIMDIER_Pos (2U)

#define	HRTIM_BDTUPR_TIMDIER_Msk (0x1UL << HRTIM_BDTUPR_TIMDIER_Pos)

#define	HRTIM_BDTUPR_TIMDIER HRTIM_BDTUPR_TIMDIER_Msk

#define	HRTIM_BDTUPR_TIMCNT_Pos (3U)

#define	HRTIM_BDTUPR_TIMCNT_Msk (0x1UL << HRTIM_BDTUPR_TIMCNT_Pos)

#define	HRTIM_BDTUPR_TIMCNT HRTIM_BDTUPR_TIMCNT_Msk

#define	HRTIM_BDTUPR_TIMPER_Pos (4U)

#define	HRTIM_BDTUPR_TIMPER_Msk (0x1UL << HRTIM_BDTUPR_TIMPER_Pos)

#define	HRTIM_BDTUPR_TIMPER HRTIM_BDTUPR_TIMPER_Msk

#define	HRTIM_BDTUPR_TIMREP_Pos (5U)

#define	HRTIM_BDTUPR_TIMREP_Msk (0x1UL << HRTIM_BDTUPR_TIMREP_Pos)

#define	HRTIM_BDTUPR_TIMREP HRTIM_BDTUPR_TIMREP_Msk

#define	HRTIM_BDTUPR_TIMCMP1_Pos (6U)

#define	HRTIM_BDTUPR_TIMCMP1_Msk (0x1UL << HRTIM_BDTUPR_TIMCMP1_Pos)

#define	HRTIM_BDTUPR_TIMCMP1 HRTIM_BDTUPR_TIMCMP1_Msk

#define	HRTIM_BDTUPR_TIMCMP2_Pos (7U)

#define	HRTIM_BDTUPR_TIMCMP2_Msk (0x1UL << HRTIM_BDTUPR_TIMCMP2_Pos)

#define	HRTIM_BDTUPR_TIMCMP2 HRTIM_BDTUPR_TIMCMP2_Msk

#define	HRTIM_BDTUPR_TIMCMP3_Pos (8U)

#define	HRTIM_BDTUPR_TIMCMP3_Msk (0x1UL << HRTIM_BDTUPR_TIMCMP3_Pos)

#define	HRTIM_BDTUPR_TIMCMP3 HRTIM_BDTUPR_TIMCMP3_Msk

#define	HRTIM_BDTUPR_TIMCMP4_Pos (9U)

#define	HRTIM_BDTUPR_TIMCMP4_Msk (0x1UL << HRTIM_BDTUPR_TIMCMP4_Pos)

#define	HRTIM_BDTUPR_TIMCMP4 HRTIM_BDTUPR_TIMCMP4_Msk

#define	HRTIM_BDTUPR_TIMDTR_Pos (10U)

#define	HRTIM_BDTUPR_TIMDTR_Msk (0x1UL << HRTIM_BDTUPR_TIMDTR_Pos)

#define	HRTIM_BDTUPR_TIMDTR HRTIM_BDTUPR_TIMDTR_Msk

#define	HRTIM_BDTUPR_TIMSET1R_Pos (11U)

#define	HRTIM_BDTUPR_TIMSET1R_Msk (0x1UL << HRTIM_BDTUPR_TIMSET1R_Pos)

#define	HRTIM_BDTUPR_TIMSET1R HRTIM_BDTUPR_TIMSET1R_Msk

#define	HRTIM_BDTUPR_TIMRST1R_Pos (12U)

#define	HRTIM_BDTUPR_TIMRST1R_Msk (0x1UL << HRTIM_BDTUPR_TIMRST1R_Pos)

#define	HRTIM_BDTUPR_TIMRST1R HRTIM_BDTUPR_TIMRST1R_Msk

#define	HRTIM_BDTUPR_TIMSET2R_Pos (13U)

#define	HRTIM_BDTUPR_TIMSET2R_Msk (0x1UL << HRTIM_BDTUPR_TIMSET2R_Pos)

#define	HRTIM_BDTUPR_TIMSET2R HRTIM_BDTUPR_TIMSET2R_Msk

#define	HRTIM_BDTUPR_TIMRST2R_Pos (14U)

#define	HRTIM_BDTUPR_TIMRST2R_Msk (0x1UL << HRTIM_BDTUPR_TIMRST2R_Pos)

#define	HRTIM_BDTUPR_TIMRST2R HRTIM_BDTUPR_TIMRST2R_Msk

#define	HRTIM_BDTUPR_TIMEEFR1_Pos (15U)

#define	HRTIM_BDTUPR_TIMEEFR1_Msk (0x1UL << HRTIM_BDTUPR_TIMEEFR1_Pos)

#define	HRTIM_BDTUPR_TIMEEFR1 HRTIM_BDTUPR_TIMEEFR1_Msk

#define	HRTIM_BDTUPR_TIMEEFR2_Pos (16U)

#define	HRTIM_BDTUPR_TIMEEFR2_Msk (0x1UL << HRTIM_BDTUPR_TIMEEFR2_Pos)

#define	HRTIM_BDTUPR_TIMEEFR2 HRTIM_BDTUPR_TIMEEFR2_Msk

#define	HRTIM_BDTUPR_TIMRSTR_Pos (17U)

#define	HRTIM_BDTUPR_TIMRSTR_Msk (0x1UL << HRTIM_BDTUPR_TIMRSTR_Pos)

#define	HRTIM_BDTUPR_TIMRSTR HRTIM_BDTUPR_TIMRSTR_Msk

#define	HRTIM_BDTUPR_TIMCHPR_Pos (18U)

#define	HRTIM_BDTUPR_TIMCHPR_Msk (0x1UL << HRTIM_BDTUPR_TIMCHPR_Pos)

#define	HRTIM_BDTUPR_TIMCHPR HRTIM_BDTUPR_TIMCHPR_Msk

#define	HRTIM_BDTUPR_TIMOUTR_Pos (19U)

#define	HRTIM_BDTUPR_TIMOUTR_Msk (0x1UL << HRTIM_BDTUPR_TIMOUTR_Pos)

#define	HRTIM_BDTUPR_TIMOUTR HRTIM_BDTUPR_TIMOUTR_Msk

#define	HRTIM_BDTUPR_TIMFLTR_Pos (20U)

#define	HRTIM_BDTUPR_TIMFLTR_Msk (0x1UL << HRTIM_BDTUPR_TIMFLTR_Pos)

#define	HRTIM_BDTUPR_TIMFLTR HRTIM_BDTUPR_TIMFLTR_Msk

#define	HRTIM_BDTUPR_TIMCR2_Pos (21U)

#define	HRTIM_BDTUPR_TIMCR2_Msk (0x1UL << HRTIM_BDTUPR_TIMCR2_Pos)

#define	HRTIM_BDTUPR_TIMCR2 HRTIM_BDTUPR_TIMCR2_Msk

#define	HRTIM_BDTUPR_TIMEEFR3_Pos (22U)

#define	HRTIM_BDTUPR_TIMEEFR3_Msk (0x1UL << HRTIM_BDTUPR_TIMEEFR3_Pos)

#define	HRTIM_BDTUPR_TIMEEFR3 HRTIM_BDTUPR_TIMEEFR3_Msk

#define	HRTIM_BDMADR_BDMADR_Pos (0U)

#define	HRTIM_BDMADR_BDMADR_Msk (0xFFFFFFFFUL << HRTIM_BDMADR_BDMADR_Pos)

#define	HRTIM_BDMADR_BDMADR HRTIM_BDMADR_BDMADR_Msk

#define	HRTIM_ADCER_AD5TRG_Pos (0U)

#define	HRTIM_ADCER_AD5TRG_Msk (0x1FUL << HRTIM_ADCER_AD5TRG_Pos)

#define	HRTIM_ADCER_AD5TRG HRTIM_ADCER_AD5TRG_Msk

#define	HRTIM_ADCER_AD6TRG_Pos (5U)

#define	HRTIM_ADCER_AD6TRG_Msk (0x1FUL << HRTIM_ADCER_AD6TRG_Pos)

#define	HRTIM_ADCER_AD6TRG HRTIM_ADCER_AD6TRG_Msk

#define	HRTIM_ADCER_AD7TRG_Pos (10U)

#define	HRTIM_ADCER_AD7TRG_Msk (0x1FUL << HRTIM_ADCER_AD7TRG_Pos)

#define	HRTIM_ADCER_AD7TRG HRTIM_ADCER_AD7TRG_Msk

#define	HRTIM_ADCER_AD8TRG_Pos (16U)

#define	HRTIM_ADCER_AD8TRG_Msk (0x1FUL << HRTIM_ADCER_AD8TRG_Pos)

#define	HRTIM_ADCER_AD8TRG HRTIM_ADCER_AD8TRG_Msk

#define	HRTIM_ADCER_AD9TRG_Pos (21U)

#define	HRTIM_ADCER_AD9TRG_Msk (0x1FUL << HRTIM_ADCER_AD9TRG_Pos)

#define	HRTIM_ADCER_AD9TRG HRTIM_ADCER_AD9TRG_Msk

#define	HRTIM_ADCER_AD10TRG_Pos (26U)

#define	HRTIM_ADCER_AD10TRG_Msk (0x1FUL << HRTIM_ADCER_AD10TRG_Pos)

#define	HRTIM_ADCER_AD10TRG HRTIM_ADCER_AD10TRG_Msk

#define	HRTIM_ADCUR_AD5USRC_Pos (0U)

#define	HRTIM_ADCUR_AD5USRC_Msk (0x7UL << HRTIM_ADCUR_AD5USRC_Pos)

#define	HRTIM_ADCUR_AD5USRC HRTIM_ADCUR_AD5USRC_Msk

#define	HRTIM_ADCUR_AD6USRC_Pos (4U)

#define	HRTIM_ADCUR_AD6USRC_Msk (0x7UL << HRTIM_ADCUR_AD6USRC_Pos)

#define	HRTIM_ADCUR_AD6USRC HRTIM_ADCUR_AD6USRC_Msk

#define	HRTIM_ADCUR_AD7USRC_Pos (8U)

#define	HRTIM_ADCUR_AD7USRC_Msk (0x7UL << HRTIM_ADCUR_AD7USRC_Pos)

#define	HRTIM_ADCUR_AD7USRC HRTIM_ADCUR_AD7USRC_Msk

#define	HRTIM_ADCUR_AD8USRC_Pos (12U)

#define	HRTIM_ADCUR_AD8USRC_Msk (0x7UL << HRTIM_ADCUR_AD8USRC_Pos)

#define	HRTIM_ADCUR_AD8USRC HRTIM_ADCUR_AD8USRC_Msk

#define	HRTIM_ADCUR_AD9USRC_Pos (16U)

#define	HRTIM_ADCUR_AD9USRC_Msk (0x7UL << HRTIM_ADCUR_AD9USRC_Pos)

#define	HRTIM_ADCUR_AD9USRC HRTIM_ADCUR_AD9USRC_Msk

#define	HRTIM_ADCUR_AD10USRC_Pos (20U)

#define	HRTIM_ADCUR_AD10USRC_Msk (0x7UL << HRTIM_ADCUR_AD10USRC_Pos)

#define	HRTIM_ADCUR_AD10USRC HRTIM_ADCUR_AD10USRC_Msk

#define	HRTIM_ADCPS1_AD1PSC_Pos (0U)

#define	HRTIM_ADCPS1_AD1PSC_Msk (0x1FUL << HRTIM_ADCPS1_AD1PSC_Pos)

#define	HRTIM_ADCPS1_AD1PSC HRTIM_ADCPS1_AD1PSC_Msk

#define	HRTIM_ADCPS1_AD2PSC_Pos (6U)

#define	HRTIM_ADCPS1_AD2PSC_Msk (0x1FUL << HRTIM_ADCPS1_AD2PSC_Pos)

#define	HRTIM_ADCPS1_AD2PSC HRTIM_ADCPS1_AD2PSC_Msk

#define	HRTIM_ADCPS1_AD3PSC_Pos (12U)

#define	HRTIM_ADCPS1_AD3PSC_Msk (0x1FUL << HRTIM_ADCPS1_AD3PSC_Pos)

#define	HRTIM_ADCPS1_AD3PSC HRTIM_ADCPS1_AD3PSC_Msk

#define	HRTIM_ADCPS1_AD4PSC_Pos (18U)

#define	HRTIM_ADCPS1_AD4PSC_Msk (0x1FUL << HRTIM_ADCPS1_AD4PSC_Pos)

#define	HRTIM_ADCPS1_AD4PSC HRTIM_ADCPS1_AD4PSC_Msk

#define	HRTIM_ADCPS1_AD5PSC_Pos (24U)

#define	HRTIM_ADCPS1_AD5PSC_Msk (0x1FUL << HRTIM_ADCPS1_AD5PSC_Pos)

#define	HRTIM_ADCPS1_AD5PSC HRTIM_ADCPS1_AD5PSC_Msk

#define	HRTIM_ADCPS2_AD6PSC_Pos (0U)

#define	HRTIM_ADCPS2_AD6PSC_Msk (0x1FUL << HRTIM_ADCPS2_AD6PSC_Pos)

#define	HRTIM_ADCPS2_AD6PSC HRTIM_ADCPS2_AD6PSC_Msk

#define	HRTIM_ADCPS2_AD7PSC_Pos (6U)

#define	HRTIM_ADCPS2_AD7PSC_Msk (0x1FUL << HRTIM_ADCPS2_AD7PSC_Pos)

#define	HRTIM_ADCPS2_AD7PSC HRTIM_ADCPS2_AD7PSC_Msk

#define	HRTIM_ADCPS2_AD8PSC_Pos (12U)

#define	HRTIM_ADCPS2_AD8PSC_Msk (0x1FUL << HRTIM_ADCPS2_AD8PSC_Pos)

#define	HRTIM_ADCPS2_AD8PSC HRTIM_ADCPS2_AD8PSC_Msk

#define	HRTIM_ADCPS2_AD9PSC_Pos (18U)

#define	HRTIM_ADCPS2_AD9PSC_Msk (0x1FUL << HRTIM_ADCPS2_AD9PSC_Pos)

#define	HRTIM_ADCPS2_AD9PSC HRTIM_ADCPS2_AD9PSC_Msk

#define	HRTIM_ADCPS2_AD10PSC_Pos (24U)

#define	HRTIM_ADCPS2_AD10PSC_Msk (0x1FUL << HRTIM_ADCPS2_AD10PSC_Pos)

#define	HRTIM_ADCPS2_AD10PSC HRTIM_ADCPS2_AD10PSC_Msk

#define	I2C_CR1_PE_Pos (0U)

#define	I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos)

#define	I2C_CR1_PE I2C_CR1_PE_Msk

#define	I2C_CR1_TXIE_Pos (1U)

#define	I2C_CR1_TXIE_Msk (0x1UL << I2C_CR1_TXIE_Pos)

#define	I2C_CR1_TXIE I2C_CR1_TXIE_Msk

#define	I2C_CR1_RXIE_Pos (2U)

#define	I2C_CR1_RXIE_Msk (0x1UL << I2C_CR1_RXIE_Pos)

#define	I2C_CR1_RXIE I2C_CR1_RXIE_Msk

#define	I2C_CR1_ADDRIE_Pos (3U)

#define	I2C_CR1_ADDRIE_Msk (0x1UL << I2C_CR1_ADDRIE_Pos)

#define	I2C_CR1_ADDRIE I2C_CR1_ADDRIE_Msk

#define	I2C_CR1_NACKIE_Pos (4U)

#define	I2C_CR1_NACKIE_Msk (0x1UL << I2C_CR1_NACKIE_Pos)

#define	I2C_CR1_NACKIE I2C_CR1_NACKIE_Msk

#define	I2C_CR1_STOPIE_Pos (5U)

#define	I2C_CR1_STOPIE_Msk (0x1UL << I2C_CR1_STOPIE_Pos)

#define	I2C_CR1_STOPIE I2C_CR1_STOPIE_Msk

#define	I2C_CR1_TCIE_Pos (6U)

#define	I2C_CR1_TCIE_Msk (0x1UL << I2C_CR1_TCIE_Pos)

#define	I2C_CR1_TCIE I2C_CR1_TCIE_Msk

#define	I2C_CR1_ERRIE_Pos (7U)

#define	I2C_CR1_ERRIE_Msk (0x1UL << I2C_CR1_ERRIE_Pos)

#define	I2C_CR1_ERRIE I2C_CR1_ERRIE_Msk

#define	I2C_CR1_DNF_Pos (8U)

#define	I2C_CR1_DNF_Msk (0xFUL << I2C_CR1_DNF_Pos)

#define	I2C_CR1_DNF I2C_CR1_DNF_Msk

#define	I2C_CR1_ANFOFF_Pos (12U)

#define	I2C_CR1_ANFOFF_Msk (0x1UL << I2C_CR1_ANFOFF_Pos)

#define	I2C_CR1_ANFOFF I2C_CR1_ANFOFF_Msk

#define	I2C_CR1_SWRST_Pos (13U)

#define	I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos)

#define	I2C_CR1_SWRST I2C_CR1_SWRST_Msk

#define	I2C_CR1_TXDMAEN_Pos (14U)

#define	I2C_CR1_TXDMAEN_Msk (0x1UL << I2C_CR1_TXDMAEN_Pos)

#define	I2C_CR1_TXDMAEN I2C_CR1_TXDMAEN_Msk

#define	I2C_CR1_RXDMAEN_Pos (15U)

#define	I2C_CR1_RXDMAEN_Msk (0x1UL << I2C_CR1_RXDMAEN_Pos)

#define	I2C_CR1_RXDMAEN I2C_CR1_RXDMAEN_Msk

#define	I2C_CR1_SBC_Pos (16U)

#define	I2C_CR1_SBC_Msk (0x1UL << I2C_CR1_SBC_Pos)

#define	I2C_CR1_SBC I2C_CR1_SBC_Msk

#define	I2C_CR1_NOSTRETCH_Pos (17U)

#define	I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos)

#define	I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk

#define	I2C_CR1_WUPEN_Pos (18U)

#define	I2C_CR1_WUPEN_Msk (0x1UL << I2C_CR1_WUPEN_Pos)

#define	I2C_CR1_WUPEN I2C_CR1_WUPEN_Msk

#define	I2C_CR1_GCEN_Pos (19U)

#define	I2C_CR1_GCEN_Msk (0x1UL << I2C_CR1_GCEN_Pos)

#define	I2C_CR1_GCEN I2C_CR1_GCEN_Msk

#define	I2C_CR1_SMBHEN_Pos (20U)

#define	I2C_CR1_SMBHEN_Msk (0x1UL << I2C_CR1_SMBHEN_Pos)

#define	I2C_CR1_SMBHEN I2C_CR1_SMBHEN_Msk

#define	I2C_CR1_SMBDEN_Pos (21U)

#define	I2C_CR1_SMBDEN_Msk (0x1UL << I2C_CR1_SMBDEN_Pos)

#define	I2C_CR1_SMBDEN I2C_CR1_SMBDEN_Msk

#define	I2C_CR1_ALERTEN_Pos (22U)

#define	I2C_CR1_ALERTEN_Msk (0x1UL << I2C_CR1_ALERTEN_Pos)

#define	I2C_CR1_ALERTEN I2C_CR1_ALERTEN_Msk

#define	I2C_CR1_PECEN_Pos (23U)

#define	I2C_CR1_PECEN_Msk (0x1UL << I2C_CR1_PECEN_Pos)

#define	I2C_CR1_PECEN I2C_CR1_PECEN_Msk

#define	I2C_CR2_SADD_Pos (0U)

#define	I2C_CR2_SADD_Msk (0x3FFUL << I2C_CR2_SADD_Pos)

#define	I2C_CR2_SADD I2C_CR2_SADD_Msk

#define	I2C_CR2_RD_WRN_Pos (10U)

#define	I2C_CR2_RD_WRN_Msk (0x1UL << I2C_CR2_RD_WRN_Pos)

#define	I2C_CR2_RD_WRN I2C_CR2_RD_WRN_Msk

#define	I2C_CR2_ADD10_Pos (11U)

#define	I2C_CR2_ADD10_Msk (0x1UL << I2C_CR2_ADD10_Pos)

#define	I2C_CR2_ADD10 I2C_CR2_ADD10_Msk

#define	I2C_CR2_HEAD10R_Pos (12U)

#define	I2C_CR2_HEAD10R_Msk (0x1UL << I2C_CR2_HEAD10R_Pos)

#define	I2C_CR2_HEAD10R I2C_CR2_HEAD10R_Msk

#define	I2C_CR2_START_Pos (13U)

#define	I2C_CR2_START_Msk (0x1UL << I2C_CR2_START_Pos)

#define	I2C_CR2_START I2C_CR2_START_Msk

#define	I2C_CR2_STOP_Pos (14U)

#define	I2C_CR2_STOP_Msk (0x1UL << I2C_CR2_STOP_Pos)

#define	I2C_CR2_STOP I2C_CR2_STOP_Msk

#define	I2C_CR2_NACK_Pos (15U)

#define	I2C_CR2_NACK_Msk (0x1UL << I2C_CR2_NACK_Pos)

#define	I2C_CR2_NACK I2C_CR2_NACK_Msk

#define	I2C_CR2_NBYTES_Pos (16U)

#define	I2C_CR2_NBYTES_Msk (0xFFUL << I2C_CR2_NBYTES_Pos)

#define	I2C_CR2_NBYTES I2C_CR2_NBYTES_Msk

#define	I2C_CR2_RELOAD_Pos (24U)

#define	I2C_CR2_RELOAD_Msk (0x1UL << I2C_CR2_RELOAD_Pos)

#define	I2C_CR2_RELOAD I2C_CR2_RELOAD_Msk

#define	I2C_CR2_AUTOEND_Pos (25U)

#define	I2C_CR2_AUTOEND_Msk (0x1UL << I2C_CR2_AUTOEND_Pos)

#define	I2C_CR2_AUTOEND I2C_CR2_AUTOEND_Msk

#define	I2C_CR2_PECBYTE_Pos (26U)

#define	I2C_CR2_PECBYTE_Msk (0x1UL << I2C_CR2_PECBYTE_Pos)

#define	I2C_CR2_PECBYTE I2C_CR2_PECBYTE_Msk

#define	I2C_OAR1_OA1_Pos (0U)

#define	I2C_OAR1_OA1_Msk (0x3FFUL << I2C_OAR1_OA1_Pos)

#define	I2C_OAR1_OA1 I2C_OAR1_OA1_Msk

#define	I2C_OAR1_OA1MODE_Pos (10U)

#define	I2C_OAR1_OA1MODE_Msk (0x1UL << I2C_OAR1_OA1MODE_Pos)

#define	I2C_OAR1_OA1MODE I2C_OAR1_OA1MODE_Msk

#define	I2C_OAR1_OA1EN_Pos (15U)

#define	I2C_OAR1_OA1EN_Msk (0x1UL << I2C_OAR1_OA1EN_Pos)

#define	I2C_OAR1_OA1EN I2C_OAR1_OA1EN_Msk

#define	I2C_OAR2_OA2_Pos (1U)

#define	I2C_OAR2_OA2_Msk (0x7FUL << I2C_OAR2_OA2_Pos)

#define	I2C_OAR2_OA2 I2C_OAR2_OA2_Msk

#define	I2C_OAR2_OA2MSK_Pos (8U)

#define	I2C_OAR2_OA2MSK_Msk (0x7UL << I2C_OAR2_OA2MSK_Pos)

#define	I2C_OAR2_OA2MSK I2C_OAR2_OA2MSK_Msk

#define	I2C_OAR2_OA2NOMASK (0x00000000U)

#define	I2C_OAR2_OA2MASK01_Pos (8U)

#define	I2C_OAR2_OA2MASK01_Msk (0x1UL << I2C_OAR2_OA2MASK01_Pos)

#define	I2C_OAR2_OA2MASK01 I2C_OAR2_OA2MASK01_Msk

#define	I2C_OAR2_OA2MASK02_Pos (9U)

#define	I2C_OAR2_OA2MASK02_Msk (0x1UL << I2C_OAR2_OA2MASK02_Pos)

#define	I2C_OAR2_OA2MASK02 I2C_OAR2_OA2MASK02_Msk

#define	I2C_OAR2_OA2MASK03_Pos (8U)

#define	I2C_OAR2_OA2MASK03_Msk (0x3UL << I2C_OAR2_OA2MASK03_Pos)

#define	I2C_OAR2_OA2MASK03 I2C_OAR2_OA2MASK03_Msk

#define	I2C_OAR2_OA2MASK04_Pos (10U)

#define	I2C_OAR2_OA2MASK04_Msk (0x1UL << I2C_OAR2_OA2MASK04_Pos)

#define	I2C_OAR2_OA2MASK04 I2C_OAR2_OA2MASK04_Msk

#define	I2C_OAR2_OA2MASK05_Pos (8U)

#define	I2C_OAR2_OA2MASK05_Msk (0x5UL << I2C_OAR2_OA2MASK05_Pos)

#define	I2C_OAR2_OA2MASK05 I2C_OAR2_OA2MASK05_Msk

#define	I2C_OAR2_OA2MASK06_Pos (9U)

#define	I2C_OAR2_OA2MASK06_Msk (0x3UL << I2C_OAR2_OA2MASK06_Pos)

#define	I2C_OAR2_OA2MASK06 I2C_OAR2_OA2MASK06_Msk

#define	I2C_OAR2_OA2MASK07_Pos (8U)

#define	I2C_OAR2_OA2MASK07_Msk (0x7UL << I2C_OAR2_OA2MASK07_Pos)

#define	I2C_OAR2_OA2MASK07 I2C_OAR2_OA2MASK07_Msk

#define	I2C_OAR2_OA2EN_Pos (15U)

#define	I2C_OAR2_OA2EN_Msk (0x1UL << I2C_OAR2_OA2EN_Pos)

#define	I2C_OAR2_OA2EN I2C_OAR2_OA2EN_Msk

#define	I2C_TIMINGR_SCLL_Pos (0U)

#define	I2C_TIMINGR_SCLL_Msk (0xFFUL << I2C_TIMINGR_SCLL_Pos)

#define	I2C_TIMINGR_SCLL I2C_TIMINGR_SCLL_Msk

#define	I2C_TIMINGR_SCLH_Pos (8U)

#define	I2C_TIMINGR_SCLH_Msk (0xFFUL << I2C_TIMINGR_SCLH_Pos)

#define	I2C_TIMINGR_SCLH I2C_TIMINGR_SCLH_Msk

#define	I2C_TIMINGR_SDADEL_Pos (16U)

#define	I2C_TIMINGR_SDADEL_Msk (0xFUL << I2C_TIMINGR_SDADEL_Pos)

#define	I2C_TIMINGR_SDADEL I2C_TIMINGR_SDADEL_Msk

#define	I2C_TIMINGR_SCLDEL_Pos (20U)

#define	I2C_TIMINGR_SCLDEL_Msk (0xFUL << I2C_TIMINGR_SCLDEL_Pos)

#define	I2C_TIMINGR_SCLDEL I2C_TIMINGR_SCLDEL_Msk

#define	I2C_TIMINGR_PRESC_Pos (28U)

#define	I2C_TIMINGR_PRESC_Msk (0xFUL << I2C_TIMINGR_PRESC_Pos)

#define	I2C_TIMINGR_PRESC I2C_TIMINGR_PRESC_Msk

#define	I2C_TIMEOUTR_TIMEOUTA_Pos (0U)

#define	I2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTA_Pos)

#define	I2C_TIMEOUTR_TIMEOUTA I2C_TIMEOUTR_TIMEOUTA_Msk

#define	I2C_TIMEOUTR_TIDLE_Pos (12U)

#define	I2C_TIMEOUTR_TIDLE_Msk (0x1UL << I2C_TIMEOUTR_TIDLE_Pos)

#define	I2C_TIMEOUTR_TIDLE I2C_TIMEOUTR_TIDLE_Msk

#define	I2C_TIMEOUTR_TIMOUTEN_Pos (15U)

#define	I2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << I2C_TIMEOUTR_TIMOUTEN_Pos)

#define	I2C_TIMEOUTR_TIMOUTEN I2C_TIMEOUTR_TIMOUTEN_Msk

#define	I2C_TIMEOUTR_TIMEOUTB_Pos (16U)

#define	I2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << I2C_TIMEOUTR_TIMEOUTB_Pos)

#define	I2C_TIMEOUTR_TIMEOUTB I2C_TIMEOUTR_TIMEOUTB_Msk

#define	I2C_TIMEOUTR_TEXTEN_Pos (31U)

#define	I2C_TIMEOUTR_TEXTEN_Msk (0x1UL << I2C_TIMEOUTR_TEXTEN_Pos)

#define	I2C_TIMEOUTR_TEXTEN I2C_TIMEOUTR_TEXTEN_Msk

#define	I2C_ISR_TXE_Pos (0U)

#define	I2C_ISR_TXE_Msk (0x1UL << I2C_ISR_TXE_Pos)

#define	I2C_ISR_TXE I2C_ISR_TXE_Msk

#define	I2C_ISR_TXIS_Pos (1U)

#define	I2C_ISR_TXIS_Msk (0x1UL << I2C_ISR_TXIS_Pos)

#define	I2C_ISR_TXIS I2C_ISR_TXIS_Msk

#define	I2C_ISR_RXNE_Pos (2U)

#define	I2C_ISR_RXNE_Msk (0x1UL << I2C_ISR_RXNE_Pos)

#define	I2C_ISR_RXNE I2C_ISR_RXNE_Msk

#define	I2C_ISR_ADDR_Pos (3U)

#define	I2C_ISR_ADDR_Msk (0x1UL << I2C_ISR_ADDR_Pos)

#define	I2C_ISR_ADDR I2C_ISR_ADDR_Msk

#define	I2C_ISR_NACKF_Pos (4U)

#define	I2C_ISR_NACKF_Msk (0x1UL << I2C_ISR_NACKF_Pos)

#define	I2C_ISR_NACKF I2C_ISR_NACKF_Msk

#define	I2C_ISR_STOPF_Pos (5U)

#define	I2C_ISR_STOPF_Msk (0x1UL << I2C_ISR_STOPF_Pos)

#define	I2C_ISR_STOPF I2C_ISR_STOPF_Msk

#define	I2C_ISR_TC_Pos (6U)

#define	I2C_ISR_TC_Msk (0x1UL << I2C_ISR_TC_Pos)

#define	I2C_ISR_TC I2C_ISR_TC_Msk

#define	I2C_ISR_TCR_Pos (7U)

#define	I2C_ISR_TCR_Msk (0x1UL << I2C_ISR_TCR_Pos)

#define	I2C_ISR_TCR I2C_ISR_TCR_Msk

#define	I2C_ISR_BERR_Pos (8U)

#define	I2C_ISR_BERR_Msk (0x1UL << I2C_ISR_BERR_Pos)

#define	I2C_ISR_BERR I2C_ISR_BERR_Msk

#define	I2C_ISR_ARLO_Pos (9U)

#define	I2C_ISR_ARLO_Msk (0x1UL << I2C_ISR_ARLO_Pos)

#define	I2C_ISR_ARLO I2C_ISR_ARLO_Msk

#define	I2C_ISR_OVR_Pos (10U)

#define	I2C_ISR_OVR_Msk (0x1UL << I2C_ISR_OVR_Pos)

#define	I2C_ISR_OVR I2C_ISR_OVR_Msk

#define	I2C_ISR_PECERR_Pos (11U)

#define	I2C_ISR_PECERR_Msk (0x1UL << I2C_ISR_PECERR_Pos)

#define	I2C_ISR_PECERR I2C_ISR_PECERR_Msk

#define	I2C_ISR_TIMEOUT_Pos (12U)

#define	I2C_ISR_TIMEOUT_Msk (0x1UL << I2C_ISR_TIMEOUT_Pos)

#define	I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT_Msk

#define	I2C_ISR_ALERT_Pos (13U)

#define	I2C_ISR_ALERT_Msk (0x1UL << I2C_ISR_ALERT_Pos)

#define	I2C_ISR_ALERT I2C_ISR_ALERT_Msk

#define	I2C_ISR_BUSY_Pos (15U)

#define	I2C_ISR_BUSY_Msk (0x1UL << I2C_ISR_BUSY_Pos)

#define	I2C_ISR_BUSY I2C_ISR_BUSY_Msk

#define	I2C_ISR_DIR_Pos (16U)

#define	I2C_ISR_DIR_Msk (0x1UL << I2C_ISR_DIR_Pos)

#define	I2C_ISR_DIR I2C_ISR_DIR_Msk

#define	I2C_ISR_ADDCODE_Pos (17U)

#define	I2C_ISR_ADDCODE_Msk (0x7FUL << I2C_ISR_ADDCODE_Pos)

#define	I2C_ISR_ADDCODE I2C_ISR_ADDCODE_Msk

#define	I2C_ICR_ADDRCF_Pos (3U)

#define	I2C_ICR_ADDRCF_Msk (0x1UL << I2C_ICR_ADDRCF_Pos)

#define	I2C_ICR_ADDRCF I2C_ICR_ADDRCF_Msk

#define	I2C_ICR_NACKCF_Pos (4U)

#define	I2C_ICR_NACKCF_Msk (0x1UL << I2C_ICR_NACKCF_Pos)

#define	I2C_ICR_NACKCF I2C_ICR_NACKCF_Msk

#define	I2C_ICR_STOPCF_Pos (5U)

#define	I2C_ICR_STOPCF_Msk (0x1UL << I2C_ICR_STOPCF_Pos)

#define	I2C_ICR_STOPCF I2C_ICR_STOPCF_Msk

#define	I2C_ICR_BERRCF_Pos (8U)

#define	I2C_ICR_BERRCF_Msk (0x1UL << I2C_ICR_BERRCF_Pos)

#define	I2C_ICR_BERRCF I2C_ICR_BERRCF_Msk

#define	I2C_ICR_ARLOCF_Pos (9U)

#define	I2C_ICR_ARLOCF_Msk (0x1UL << I2C_ICR_ARLOCF_Pos)

#define	I2C_ICR_ARLOCF I2C_ICR_ARLOCF_Msk

#define	I2C_ICR_OVRCF_Pos (10U)

#define	I2C_ICR_OVRCF_Msk (0x1UL << I2C_ICR_OVRCF_Pos)

#define	I2C_ICR_OVRCF I2C_ICR_OVRCF_Msk

#define	I2C_ICR_PECCF_Pos (11U)

#define	I2C_ICR_PECCF_Msk (0x1UL << I2C_ICR_PECCF_Pos)

#define	I2C_ICR_PECCF I2C_ICR_PECCF_Msk

#define	I2C_ICR_TIMOUTCF_Pos (12U)

#define	I2C_ICR_TIMOUTCF_Msk (0x1UL << I2C_ICR_TIMOUTCF_Pos)

#define	I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF_Msk

#define	I2C_ICR_ALERTCF_Pos (13U)

#define	I2C_ICR_ALERTCF_Msk (0x1UL << I2C_ICR_ALERTCF_Pos)

#define	I2C_ICR_ALERTCF I2C_ICR_ALERTCF_Msk

#define	I2C_PECR_PEC_Pos (0U)

#define	I2C_PECR_PEC_Msk (0xFFUL << I2C_PECR_PEC_Pos)

#define	I2C_PECR_PEC I2C_PECR_PEC_Msk

#define	I2C_RXDR_RXDATA_Pos (0U)

#define	I2C_RXDR_RXDATA_Msk (0xFFUL << I2C_RXDR_RXDATA_Pos)

#define	I2C_RXDR_RXDATA I2C_RXDR_RXDATA_Msk

#define	I2C_TXDR_TXDATA_Pos (0U)

#define	I2C_TXDR_TXDATA_Msk (0xFFUL << I2C_TXDR_TXDATA_Pos)

#define	I2C_TXDR_TXDATA I2C_TXDR_TXDATA_Msk

#define	IWDG_KR_KEY_Pos (0U)

#define	IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos)

#define	IWDG_KR_KEY IWDG_KR_KEY_Msk

#define	IWDG_PR_PR_Pos (0U)

#define	IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos)

#define	IWDG_PR_PR IWDG_PR_PR_Msk

#define	IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos)

#define	IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos)

#define	IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos)

#define	IWDG_RLR_RL_Pos (0U)

#define	IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos)

#define	IWDG_RLR_RL IWDG_RLR_RL_Msk

#define	IWDG_SR_PVU_Pos (0U)

#define	IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos)

#define	IWDG_SR_PVU IWDG_SR_PVU_Msk

#define	IWDG_SR_RVU_Pos (1U)

#define	IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos)

#define	IWDG_SR_RVU IWDG_SR_RVU_Msk

#define	IWDG_SR_WVU_Pos (2U)

#define	IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos)

#define	IWDG_SR_WVU IWDG_SR_WVU_Msk

#define	IWDG_WINR_WIN_Pos (0U)

#define	IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos)

#define	IWDG_WINR_WIN IWDG_WINR_WIN_Msk

#define	OPAMP_CSR_OPAMPxEN_Pos (0U)

#define	OPAMP_CSR_OPAMPxEN_Msk (0x1UL << OPAMP_CSR_OPAMPxEN_Pos)

#define	OPAMP_CSR_OPAMPxEN OPAMP_CSR_OPAMPxEN_Msk

#define	OPAMP_CSR_FORCEVP_Pos (1U)

#define	OPAMP_CSR_FORCEVP_Msk (0x1UL << OPAMP_CSR_FORCEVP_Pos)

#define	OPAMP_CSR_FORCEVP OPAMP_CSR_FORCEVP_Msk

#define	OPAMP_CSR_VPSEL_Pos (2U)

#define	OPAMP_CSR_VPSEL_Msk (0x3UL << OPAMP_CSR_VPSEL_Pos)

#define	OPAMP_CSR_VPSEL OPAMP_CSR_VPSEL_Msk

#define	OPAMP_CSR_VPSEL_0 (0x1UL << OPAMP_CSR_VPSEL_Pos)

#define	OPAMP_CSR_VPSEL_1 (0x2UL << OPAMP_CSR_VPSEL_Pos)

#define	OPAMP_CSR_USERTRIM_Pos (4U)

#define	OPAMP_CSR_USERTRIM_Msk (0x1UL << OPAMP_CSR_USERTRIM_Pos)

#define	OPAMP_CSR_USERTRIM OPAMP_CSR_USERTRIM_Msk

#define	OPAMP_CSR_VMSEL_Pos (5U)

#define	OPAMP_CSR_VMSEL_Msk (0x3UL << OPAMP_CSR_VMSEL_Pos)

#define	OPAMP_CSR_VMSEL OPAMP_CSR_VMSEL_Msk

#define	OPAMP_CSR_VMSEL_0 (0x1UL << OPAMP_CSR_VMSEL_Pos)

#define	OPAMP_CSR_VMSEL_1 (0x2UL << OPAMP_CSR_VMSEL_Pos)

#define	OPAMP_CSR_HIGHSPEEDEN_Pos (7U)

#define	OPAMP_CSR_HIGHSPEEDEN_Msk (0x1UL << OPAMP_CSR_HIGHSPEEDEN_Pos)

#define	OPAMP_CSR_HIGHSPEEDEN OPAMP_CSR_HIGHSPEEDEN_Msk

#define	OPAMP_CSR_OPAMPINTEN_Pos (8U)

#define	OPAMP_CSR_OPAMPINTEN_Msk (0x1UL << OPAMP_CSR_OPAMPINTEN_Pos)

#define	OPAMP_CSR_OPAMPINTEN OPAMP_CSR_OPAMPINTEN_Msk

#define	OPAMP_CSR_CALON_Pos (11U)

#define	OPAMP_CSR_CALON_Msk (0x1UL << OPAMP_CSR_CALON_Pos)

#define	OPAMP_CSR_CALON OPAMP_CSR_CALON_Msk

#define	OPAMP_CSR_CALSEL_Pos (12U)

#define	OPAMP_CSR_CALSEL_Msk (0x3UL << OPAMP_CSR_CALSEL_Pos)

#define	OPAMP_CSR_CALSEL OPAMP_CSR_CALSEL_Msk

#define	OPAMP_CSR_CALSEL_0 (0x1UL << OPAMP_CSR_CALSEL_Pos)

#define	OPAMP_CSR_CALSEL_1 (0x2UL << OPAMP_CSR_CALSEL_Pos)

#define	OPAMP_CSR_PGGAIN_Pos (14U)

#define	OPAMP_CSR_PGGAIN_Msk (0x1FUL << OPAMP_CSR_PGGAIN_Pos)

#define	OPAMP_CSR_PGGAIN OPAMP_CSR_PGGAIN_Msk

#define	OPAMP_CSR_PGGAIN_0 (0x1UL << OPAMP_CSR_PGGAIN_Pos)

#define	OPAMP_CSR_PGGAIN_1 (0x2UL << OPAMP_CSR_PGGAIN_Pos)

#define	OPAMP_CSR_PGGAIN_2 (0x4UL << OPAMP_CSR_PGGAIN_Pos)

#define	OPAMP_CSR_PGGAIN_3 (0x8UL << OPAMP_CSR_PGGAIN_Pos)

#define	OPAMP_CSR_PGGAIN_4 (0x10UL << OPAMP_CSR_PGGAIN_Pos)

#define	OPAMP_CSR_TRIMOFFSETP_Pos (19U)

#define	OPAMP_CSR_TRIMOFFSETP_Msk (0x1FUL << OPAMP_CSR_TRIMOFFSETP_Pos)

#define	OPAMP_CSR_TRIMOFFSETP OPAMP_CSR_TRIMOFFSETP_Msk

#define	OPAMP_CSR_TRIMOFFSETN_Pos (24U)

#define	OPAMP_CSR_TRIMOFFSETN_Msk (0x1FUL << OPAMP_CSR_TRIMOFFSETN_Pos)

#define	OPAMP_CSR_TRIMOFFSETN OPAMP_CSR_TRIMOFFSETN_Msk

#define	OPAMP_CSR_OUTCAL_Pos (30U)

#define	OPAMP_CSR_OUTCAL_Msk (0x1UL << OPAMP_CSR_OUTCAL_Pos)

#define	OPAMP_CSR_OUTCAL OPAMP_CSR_OUTCAL_Msk

#define	OPAMP_CSR_LOCK_Pos (31U)

#define	OPAMP_CSR_LOCK_Msk (0x1UL << OPAMP_CSR_LOCK_Pos)

#define	OPAMP_CSR_LOCK OPAMP_CSR_LOCK_Msk

#define	OPAMP_TCMR_VMSSEL_Pos (0U)

#define	OPAMP_TCMR_VMSSEL_Msk (0x1UL << OPAMP_TCMR_VMSSEL_Pos)

#define	OPAMP_TCMR_VMSSEL OPAMP_TCMR_VMSSEL_Msk

#define	OPAMP_TCMR_VPSSEL_Pos (1U)

#define	OPAMP_TCMR_VPSSEL_Msk (0x3UL << OPAMP_TCMR_VPSSEL_Pos)

#define	OPAMP_TCMR_VPSSEL OPAMP_TCMR_VPSSEL_Msk

#define	OPAMP_TCMR_VPSSEL_0 (0x1UL << OPAMP_TCMR_VPSSEL_Pos)

#define	OPAMP_TCMR_VPSSEL_1 (0x2UL << OPAMP_TCMR_VPSSEL_Pos)

#define	OPAMP_TCMR_T1CMEN_Pos (3U)

#define	OPAMP_TCMR_T1CMEN_Msk (0x1UL << OPAMP_TCMR_T1CMEN_Pos)

#define	OPAMP_TCMR_T1CMEN OPAMP_TCMR_T1CMEN_Msk

#define	OPAMP_TCMR_T8CMEN_Pos (4U)

#define	OPAMP_TCMR_T8CMEN_Msk (0x1UL << OPAMP_TCMR_T8CMEN_Pos)

#define	OPAMP_TCMR_T8CMEN OPAMP_TCMR_T8CMEN_Msk

#define	OPAMP_TCMR_T20CMEN_Pos (5U)

#define	OPAMP_TCMR_T20CMEN_Msk (0x1UL << OPAMP_TCMR_T20CMEN_Pos)

#define	OPAMP_TCMR_T20CMEN OPAMP_TCMR_T20CMEN_Msk

#define	OPAMP_TCMR_LOCK_Pos (31U)

#define	OPAMP_TCMR_LOCK_Msk (0x1UL << OPAMP_TCMR_LOCK_Pos)

#define	OPAMP_TCMR_LOCK OPAMP_TCMR_LOCK_Msk

#define	PWR_CR1_LPR_Pos (14U)

#define	PWR_CR1_LPR_Msk (0x1UL << PWR_CR1_LPR_Pos)

#define	PWR_CR1_LPR PWR_CR1_LPR_Msk

#define	PWR_CR1_VOS_Pos (9U)

#define	PWR_CR1_VOS_Msk (0x3UL << PWR_CR1_VOS_Pos)

#define	PWR_CR1_VOS PWR_CR1_VOS_Msk

#define	PWR_CR1_VOS_0 (0x1UL << PWR_CR1_VOS_Pos)

#define	PWR_CR1_VOS_1 (0x2UL << PWR_CR1_VOS_Pos)

#define	PWR_CR1_DBP_Pos (8U)

#define	PWR_CR1_DBP_Msk (0x1UL << PWR_CR1_DBP_Pos)

#define	PWR_CR1_DBP PWR_CR1_DBP_Msk

#define	PWR_CR1_LPMS_Pos (0U)

#define	PWR_CR1_LPMS_Msk (0x7UL << PWR_CR1_LPMS_Pos)

#define	PWR_CR1_LPMS PWR_CR1_LPMS_Msk

#define	PWR_CR1_LPMS_STOP0 (0x00000000U)

#define	PWR_CR1_LPMS_STOP1_Pos (0U)

#define	PWR_CR1_LPMS_STOP1_Msk (0x1UL << PWR_CR1_LPMS_STOP1_Pos)

#define	PWR_CR1_LPMS_STOP1 PWR_CR1_LPMS_STOP1_Msk

#define	PWR_CR1_LPMS_STANDBY_Pos (0U)

#define	PWR_CR1_LPMS_STANDBY_Msk (0x3UL << PWR_CR1_LPMS_STANDBY_Pos)

#define	PWR_CR1_LPMS_STANDBY PWR_CR1_LPMS_STANDBY_Msk

#define	PWR_CR1_LPMS_SHUTDOWN_Pos (2U)

#define	PWR_CR1_LPMS_SHUTDOWN_Msk (0x1UL << PWR_CR1_LPMS_SHUTDOWN_Pos)

#define	PWR_CR1_LPMS_SHUTDOWN PWR_CR1_LPMS_SHUTDOWN_Msk

#define	PWR_CR2_PVME_Pos (4U)

#define	PWR_CR2_PVME_Msk (0xFUL << PWR_CR2_PVME_Pos)

#define	PWR_CR2_PVME PWR_CR2_PVME_Msk

#define	PWR_CR2_PVME4_Pos (7U)

#define	PWR_CR2_PVME4_Msk (0x1UL << PWR_CR2_PVME4_Pos)

#define	PWR_CR2_PVME4 PWR_CR2_PVME4_Msk

#define	PWR_CR2_PVME3_Pos (6U)

#define	PWR_CR2_PVME3_Msk (0x1UL << PWR_CR2_PVME3_Pos)

#define	PWR_CR2_PVME3 PWR_CR2_PVME3_Msk

#define	PWR_CR2_PVME2_Pos (5U)

#define	PWR_CR2_PVME2_Msk (0x1UL << PWR_CR2_PVME2_Pos)

#define	PWR_CR2_PVME2 PWR_CR2_PVME2_Msk

#define	PWR_CR2_PVME1_Pos (4U)

#define	PWR_CR2_PVME1_Msk (0x1UL << PWR_CR2_PVME1_Pos)

#define	PWR_CR2_PVME1 PWR_CR2_PVME1_Msk

#define	PWR_CR2_PLS_Pos (1U)

#define	PWR_CR2_PLS_Msk (0x7UL << PWR_CR2_PLS_Pos)

#define	PWR_CR2_PLS PWR_CR2_PLS_Msk

#define	PWR_CR2_PLS_LEV0 (0x00000000U)

#define	PWR_CR2_PLS_LEV1_Pos (1U)

#define	PWR_CR2_PLS_LEV1_Msk (0x1UL << PWR_CR2_PLS_LEV1_Pos)

#define	PWR_CR2_PLS_LEV1 PWR_CR2_PLS_LEV1_Msk

#define	PWR_CR2_PLS_LEV2_Pos (2U)

#define	PWR_CR2_PLS_LEV2_Msk (0x1UL << PWR_CR2_PLS_LEV2_Pos)

#define	PWR_CR2_PLS_LEV2 PWR_CR2_PLS_LEV2_Msk

#define	PWR_CR2_PLS_LEV3_Pos (1U)

#define	PWR_CR2_PLS_LEV3_Msk (0x3UL << PWR_CR2_PLS_LEV3_Pos)

#define	PWR_CR2_PLS_LEV3 PWR_CR2_PLS_LEV3_Msk

#define	PWR_CR2_PLS_LEV4_Pos (3U)

#define	PWR_CR2_PLS_LEV4_Msk (0x1UL << PWR_CR2_PLS_LEV4_Pos)

#define	PWR_CR2_PLS_LEV4 PWR_CR2_PLS_LEV4_Msk

#define	PWR_CR2_PLS_LEV5_Pos (1U)

#define	PWR_CR2_PLS_LEV5_Msk (0x5UL << PWR_CR2_PLS_LEV5_Pos)

#define	PWR_CR2_PLS_LEV5 PWR_CR2_PLS_LEV5_Msk

#define	PWR_CR2_PLS_LEV6_Pos (2U)

#define	PWR_CR2_PLS_LEV6_Msk (0x3UL << PWR_CR2_PLS_LEV6_Pos)

#define	PWR_CR2_PLS_LEV6 PWR_CR2_PLS_LEV6_Msk

#define	PWR_CR2_PLS_LEV7_Pos (1U)

#define	PWR_CR2_PLS_LEV7_Msk (0x7UL << PWR_CR2_PLS_LEV7_Pos)

#define	PWR_CR2_PLS_LEV7 PWR_CR2_PLS_LEV7_Msk

#define	PWR_CR2_PVDE_Pos (0U)

#define	PWR_CR2_PVDE_Msk (0x1UL << PWR_CR2_PVDE_Pos)

#define	PWR_CR2_PVDE PWR_CR2_PVDE_Msk

#define	PWR_CR3_EIWF_Pos (15U)

#define	PWR_CR3_EIWF_Msk (0x1UL << PWR_CR3_EIWF_Pos)

#define	PWR_CR3_EIWF PWR_CR3_EIWF_Msk

#define	PWR_CR3_UCPD_DBDIS_Pos (14U)

#define	PWR_CR3_UCPD_DBDIS_Msk (0x1UL << PWR_CR3_UCPD_DBDIS_Pos)

#define	PWR_CR3_UCPD_DBDIS PWR_CR3_UCPD_DBDIS_Msk

#define	PWR_CR3_UCPD_STDBY_Pos (13U)

#define	PWR_CR3_UCPD_STDBY_Msk (0x1UL << PWR_CR3_UCPD_STDBY_Pos)

#define	PWR_CR3_UCPD_STDBY PWR_CR3_UCPD_STDBY_Msk

#define	PWR_CR3_APC_Pos (10U)

#define	PWR_CR3_APC_Msk (0x1UL << PWR_CR3_APC_Pos)

#define	PWR_CR3_APC PWR_CR3_APC_Msk

#define	PWR_CR3_RRS_Pos (8U)

#define	PWR_CR3_RRS_Msk (0x1UL << PWR_CR3_RRS_Pos)

#define	PWR_CR3_RRS PWR_CR3_RRS_Msk

#define	PWR_CR3_EWUP5_Pos (4U)

#define	PWR_CR3_EWUP5_Msk (0x1UL << PWR_CR3_EWUP5_Pos)

#define	PWR_CR3_EWUP5 PWR_CR3_EWUP5_Msk

#define	PWR_CR3_EWUP4_Pos (3U)

#define	PWR_CR3_EWUP4_Msk (0x1UL << PWR_CR3_EWUP4_Pos)

#define	PWR_CR3_EWUP4 PWR_CR3_EWUP4_Msk

#define	PWR_CR3_EWUP3_Pos (2U)

#define	PWR_CR3_EWUP3_Msk (0x1UL << PWR_CR3_EWUP3_Pos)

#define	PWR_CR3_EWUP3 PWR_CR3_EWUP3_Msk

#define	PWR_CR3_EWUP2_Pos (1U)

#define	PWR_CR3_EWUP2_Msk (0x1UL << PWR_CR3_EWUP2_Pos)

#define	PWR_CR3_EWUP2 PWR_CR3_EWUP2_Msk

#define	PWR_CR3_EWUP1_Pos (0U)

#define	PWR_CR3_EWUP1_Msk (0x1UL << PWR_CR3_EWUP1_Pos)

#define	PWR_CR3_EWUP1 PWR_CR3_EWUP1_Msk

#define	PWR_CR3_EWUP_Pos (0U)

#define	PWR_CR3_EWUP_Msk (0x1FUL << PWR_CR3_EWUP_Pos)

#define	PWR_CR3_EWUP PWR_CR3_EWUP_Msk

#define	PWR_CR4_VBRS_Pos (9U)

#define	PWR_CR4_VBRS_Msk (0x1UL << PWR_CR4_VBRS_Pos)

#define	PWR_CR4_VBRS PWR_CR4_VBRS_Msk

#define	PWR_CR4_VBE_Pos (8U)

#define	PWR_CR4_VBE_Msk (0x1UL << PWR_CR4_VBE_Pos)

#define	PWR_CR4_VBE PWR_CR4_VBE_Msk

#define	PWR_CR4_WP5_Pos (4U)

#define	PWR_CR4_WP5_Msk (0x1UL << PWR_CR4_WP5_Pos)

#define	PWR_CR4_WP5 PWR_CR4_WP5_Msk

#define	PWR_CR4_WP4_Pos (3U)

#define	PWR_CR4_WP4_Msk (0x1UL << PWR_CR4_WP4_Pos)

#define	PWR_CR4_WP4 PWR_CR4_WP4_Msk

#define	PWR_CR4_WP3_Pos (2U)

#define	PWR_CR4_WP3_Msk (0x1UL << PWR_CR4_WP3_Pos)

#define	PWR_CR4_WP3 PWR_CR4_WP3_Msk

#define	PWR_CR4_WP2_Pos (1U)

#define	PWR_CR4_WP2_Msk (0x1UL << PWR_CR4_WP2_Pos)

#define	PWR_CR4_WP2 PWR_CR4_WP2_Msk

#define	PWR_CR4_WP1_Pos (0U)

#define	PWR_CR4_WP1_Msk (0x1UL << PWR_CR4_WP1_Pos)

#define	PWR_CR4_WP1 PWR_CR4_WP1_Msk

#define	PWR_SR1_WUFI_Pos (15U)

#define	PWR_SR1_WUFI_Msk (0x1UL << PWR_SR1_WUFI_Pos)

#define	PWR_SR1_WUFI PWR_SR1_WUFI_Msk

#define	PWR_SR1_SBF_Pos (8U)

#define	PWR_SR1_SBF_Msk (0x1UL << PWR_SR1_SBF_Pos)

#define	PWR_SR1_SBF PWR_SR1_SBF_Msk

#define	PWR_SR1_WUF_Pos (0U)

#define	PWR_SR1_WUF_Msk (0x1FUL << PWR_SR1_WUF_Pos)

#define	PWR_SR1_WUF PWR_SR1_WUF_Msk

#define	PWR_SR1_WUF5_Pos (4U)

#define	PWR_SR1_WUF5_Msk (0x1UL << PWR_SR1_WUF5_Pos)

#define	PWR_SR1_WUF5 PWR_SR1_WUF5_Msk

#define	PWR_SR1_WUF4_Pos (3U)

#define	PWR_SR1_WUF4_Msk (0x1UL << PWR_SR1_WUF4_Pos)

#define	PWR_SR1_WUF4 PWR_SR1_WUF4_Msk

#define	PWR_SR1_WUF3_Pos (2U)

#define	PWR_SR1_WUF3_Msk (0x1UL << PWR_SR1_WUF3_Pos)

#define	PWR_SR1_WUF3 PWR_SR1_WUF3_Msk

#define	PWR_SR1_WUF2_Pos (1U)

#define	PWR_SR1_WUF2_Msk (0x1UL << PWR_SR1_WUF2_Pos)

#define	PWR_SR1_WUF2 PWR_SR1_WUF2_Msk

#define	PWR_SR1_WUF1_Pos (0U)

#define	PWR_SR1_WUF1_Msk (0x1UL << PWR_SR1_WUF1_Pos)

#define	PWR_SR1_WUF1 PWR_SR1_WUF1_Msk

#define	PWR_SR2_PVMO4_Pos (15U)

#define	PWR_SR2_PVMO4_Msk (0x1UL << PWR_SR2_PVMO4_Pos)

#define	PWR_SR2_PVMO4 PWR_SR2_PVMO4_Msk

#define	PWR_SR2_PVMO3_Pos (14U)

#define	PWR_SR2_PVMO3_Msk (0x1UL << PWR_SR2_PVMO3_Pos)

#define	PWR_SR2_PVMO3 PWR_SR2_PVMO3_Msk

#define	PWR_SR2_PVMO2_Pos (13U)

#define	PWR_SR2_PVMO2_Msk (0x1UL << PWR_SR2_PVMO2_Pos)

#define	PWR_SR2_PVMO2 PWR_SR2_PVMO2_Msk

#define	PWR_SR2_PVMO1_Pos (12U)

#define	PWR_SR2_PVMO1_Msk (0x1UL << PWR_SR2_PVMO1_Pos)

#define	PWR_SR2_PVMO1 PWR_SR2_PVMO1_Msk

#define	PWR_SR2_PVDO_Pos (11U)

#define	PWR_SR2_PVDO_Msk (0x1UL << PWR_SR2_PVDO_Pos)

#define	PWR_SR2_PVDO PWR_SR2_PVDO_Msk

#define	PWR_SR2_VOSF_Pos (10U)

#define	PWR_SR2_VOSF_Msk (0x1UL << PWR_SR2_VOSF_Pos)

#define	PWR_SR2_VOSF PWR_SR2_VOSF_Msk

#define	PWR_SR2_REGLPF_Pos (9U)

#define	PWR_SR2_REGLPF_Msk (0x1UL << PWR_SR2_REGLPF_Pos)

#define	PWR_SR2_REGLPF PWR_SR2_REGLPF_Msk

#define	PWR_SR2_REGLPS_Pos (8U)

#define	PWR_SR2_REGLPS_Msk (0x1UL << PWR_SR2_REGLPS_Pos)

#define	PWR_SR2_REGLPS PWR_SR2_REGLPS_Msk

#define	PWR_SCR_CSBF_Pos (8U)

#define	PWR_SCR_CSBF_Msk (0x1UL << PWR_SCR_CSBF_Pos)

#define	PWR_SCR_CSBF PWR_SCR_CSBF_Msk

#define	PWR_SCR_CWUF_Pos (0U)

#define	PWR_SCR_CWUF_Msk (0x1FUL << PWR_SCR_CWUF_Pos)

#define	PWR_SCR_CWUF PWR_SCR_CWUF_Msk

#define	PWR_SCR_CWUF5_Pos (4U)

#define	PWR_SCR_CWUF5_Msk (0x1UL << PWR_SCR_CWUF5_Pos)

#define	PWR_SCR_CWUF5 PWR_SCR_CWUF5_Msk

#define	PWR_SCR_CWUF4_Pos (3U)

#define	PWR_SCR_CWUF4_Msk (0x1UL << PWR_SCR_CWUF4_Pos)

#define	PWR_SCR_CWUF4 PWR_SCR_CWUF4_Msk

#define	PWR_SCR_CWUF3_Pos (2U)

#define	PWR_SCR_CWUF3_Msk (0x1UL << PWR_SCR_CWUF3_Pos)

#define	PWR_SCR_CWUF3 PWR_SCR_CWUF3_Msk

#define	PWR_SCR_CWUF2_Pos (1U)

#define	PWR_SCR_CWUF2_Msk (0x1UL << PWR_SCR_CWUF2_Pos)

#define	PWR_SCR_CWUF2 PWR_SCR_CWUF2_Msk

#define	PWR_SCR_CWUF1_Pos (0U)

#define	PWR_SCR_CWUF1_Msk (0x1UL << PWR_SCR_CWUF1_Pos)

#define	PWR_SCR_CWUF1 PWR_SCR_CWUF1_Msk

#define	PWR_PUCRA_PA15_Pos (15U)

#define	PWR_PUCRA_PA15_Msk (0x1UL << PWR_PUCRA_PA15_Pos)

#define	PWR_PUCRA_PA15 PWR_PUCRA_PA15_Msk

#define	PWR_PUCRA_PA13_Pos (13U)

#define	PWR_PUCRA_PA13_Msk (0x1UL << PWR_PUCRA_PA13_Pos)

#define	PWR_PUCRA_PA13 PWR_PUCRA_PA13_Msk

#define	PWR_PUCRA_PA12_Pos (12U)

#define	PWR_PUCRA_PA12_Msk (0x1UL << PWR_PUCRA_PA12_Pos)

#define	PWR_PUCRA_PA12 PWR_PUCRA_PA12_Msk

#define	PWR_PUCRA_PA11_Pos (11U)

#define	PWR_PUCRA_PA11_Msk (0x1UL << PWR_PUCRA_PA11_Pos)

#define	PWR_PUCRA_PA11 PWR_PUCRA_PA11_Msk

#define	PWR_PUCRA_PA10_Pos (10U)

#define	PWR_PUCRA_PA10_Msk (0x1UL << PWR_PUCRA_PA10_Pos)

#define	PWR_PUCRA_PA10 PWR_PUCRA_PA10_Msk

#define	PWR_PUCRA_PA9_Pos (9U)

#define	PWR_PUCRA_PA9_Msk (0x1UL << PWR_PUCRA_PA9_Pos)

#define	PWR_PUCRA_PA9 PWR_PUCRA_PA9_Msk

#define	PWR_PUCRA_PA8_Pos (8U)

#define	PWR_PUCRA_PA8_Msk (0x1UL << PWR_PUCRA_PA8_Pos)

#define	PWR_PUCRA_PA8 PWR_PUCRA_PA8_Msk

#define	PWR_PUCRA_PA7_Pos (7U)

#define	PWR_PUCRA_PA7_Msk (0x1UL << PWR_PUCRA_PA7_Pos)

#define	PWR_PUCRA_PA7 PWR_PUCRA_PA7_Msk

#define	PWR_PUCRA_PA6_Pos (6U)

#define	PWR_PUCRA_PA6_Msk (0x1UL << PWR_PUCRA_PA6_Pos)

#define	PWR_PUCRA_PA6 PWR_PUCRA_PA6_Msk

#define	PWR_PUCRA_PA5_Pos (5U)

#define	PWR_PUCRA_PA5_Msk (0x1UL << PWR_PUCRA_PA5_Pos)

#define	PWR_PUCRA_PA5 PWR_PUCRA_PA5_Msk

#define	PWR_PUCRA_PA4_Pos (4U)

#define	PWR_PUCRA_PA4_Msk (0x1UL << PWR_PUCRA_PA4_Pos)

#define	PWR_PUCRA_PA4 PWR_PUCRA_PA4_Msk

#define	PWR_PUCRA_PA3_Pos (3U)

#define	PWR_PUCRA_PA3_Msk (0x1UL << PWR_PUCRA_PA3_Pos)

#define	PWR_PUCRA_PA3 PWR_PUCRA_PA3_Msk

#define	PWR_PUCRA_PA2_Pos (2U)

#define	PWR_PUCRA_PA2_Msk (0x1UL << PWR_PUCRA_PA2_Pos)

#define	PWR_PUCRA_PA2 PWR_PUCRA_PA2_Msk

#define	PWR_PUCRA_PA1_Pos (1U)

#define	PWR_PUCRA_PA1_Msk (0x1UL << PWR_PUCRA_PA1_Pos)

#define	PWR_PUCRA_PA1 PWR_PUCRA_PA1_Msk

#define	PWR_PUCRA_PA0_Pos (0U)

#define	PWR_PUCRA_PA0_Msk (0x1UL << PWR_PUCRA_PA0_Pos)

#define	PWR_PUCRA_PA0 PWR_PUCRA_PA0_Msk

#define	PWR_PDCRA_PA14_Pos (14U)

#define	PWR_PDCRA_PA14_Msk (0x1UL << PWR_PDCRA_PA14_Pos)

#define	PWR_PDCRA_PA14 PWR_PDCRA_PA14_Msk

#define	PWR_PDCRA_PA12_Pos (12U)

#define	PWR_PDCRA_PA12_Msk (0x1UL << PWR_PDCRA_PA12_Pos)

#define	PWR_PDCRA_PA12 PWR_PDCRA_PA12_Msk

#define	PWR_PDCRA_PA11_Pos (11U)

#define	PWR_PDCRA_PA11_Msk (0x1UL << PWR_PDCRA_PA11_Pos)

#define	PWR_PDCRA_PA11 PWR_PDCRA_PA11_Msk

#define	PWR_PDCRA_PA10_Pos (10U)

#define	PWR_PDCRA_PA10_Msk (0x1UL << PWR_PDCRA_PA10_Pos)

#define	PWR_PDCRA_PA10 PWR_PDCRA_PA10_Msk

#define	PWR_PDCRA_PA9_Pos (9U)

#define	PWR_PDCRA_PA9_Msk (0x1UL << PWR_PDCRA_PA9_Pos)

#define	PWR_PDCRA_PA9 PWR_PDCRA_PA9_Msk

#define	PWR_PDCRA_PA8_Pos (8U)

#define	PWR_PDCRA_PA8_Msk (0x1UL << PWR_PDCRA_PA8_Pos)

#define	PWR_PDCRA_PA8 PWR_PDCRA_PA8_Msk

#define	PWR_PDCRA_PA7_Pos (7U)

#define	PWR_PDCRA_PA7_Msk (0x1UL << PWR_PDCRA_PA7_Pos)

#define	PWR_PDCRA_PA7 PWR_PDCRA_PA7_Msk

#define	PWR_PDCRA_PA6_Pos (6U)

#define	PWR_PDCRA_PA6_Msk (0x1UL << PWR_PDCRA_PA6_Pos)

#define	PWR_PDCRA_PA6 PWR_PDCRA_PA6_Msk

#define	PWR_PDCRA_PA5_Pos (5U)

#define	PWR_PDCRA_PA5_Msk (0x1UL << PWR_PDCRA_PA5_Pos)

#define	PWR_PDCRA_PA5 PWR_PDCRA_PA5_Msk

#define	PWR_PDCRA_PA4_Pos (4U)

#define	PWR_PDCRA_PA4_Msk (0x1UL << PWR_PDCRA_PA4_Pos)

#define	PWR_PDCRA_PA4 PWR_PDCRA_PA4_Msk

#define	PWR_PDCRA_PA3_Pos (3U)

#define	PWR_PDCRA_PA3_Msk (0x1UL << PWR_PDCRA_PA3_Pos)

#define	PWR_PDCRA_PA3 PWR_PDCRA_PA3_Msk

#define	PWR_PDCRA_PA2_Pos (2U)

#define	PWR_PDCRA_PA2_Msk (0x1UL << PWR_PDCRA_PA2_Pos)

#define	PWR_PDCRA_PA2 PWR_PDCRA_PA2_Msk

#define	PWR_PDCRA_PA1_Pos (1U)

#define	PWR_PDCRA_PA1_Msk (0x1UL << PWR_PDCRA_PA1_Pos)

#define	PWR_PDCRA_PA1 PWR_PDCRA_PA1_Msk

#define	PWR_PDCRA_PA0_Pos (0U)

#define	PWR_PDCRA_PA0_Msk (0x1UL << PWR_PDCRA_PA0_Pos)

#define	PWR_PDCRA_PA0 PWR_PDCRA_PA0_Msk

#define	PWR_PUCRB_PB15_Pos (15U)

#define	PWR_PUCRB_PB15_Msk (0x1UL << PWR_PUCRB_PB15_Pos)

#define	PWR_PUCRB_PB15 PWR_PUCRB_PB15_Msk

#define	PWR_PUCRB_PB14_Pos (14U)

#define	PWR_PUCRB_PB14_Msk (0x1UL << PWR_PUCRB_PB14_Pos)

#define	PWR_PUCRB_PB14 PWR_PUCRB_PB14_Msk

#define	PWR_PUCRB_PB13_Pos (13U)

#define	PWR_PUCRB_PB13_Msk (0x1UL << PWR_PUCRB_PB13_Pos)

#define	PWR_PUCRB_PB13 PWR_PUCRB_PB13_Msk

#define	PWR_PUCRB_PB12_Pos (12U)

#define	PWR_PUCRB_PB12_Msk (0x1UL << PWR_PUCRB_PB12_Pos)

#define	PWR_PUCRB_PB12 PWR_PUCRB_PB12_Msk

#define	PWR_PUCRB_PB11_Pos (11U)

#define	PWR_PUCRB_PB11_Msk (0x1UL << PWR_PUCRB_PB11_Pos)

#define	PWR_PUCRB_PB11 PWR_PUCRB_PB11_Msk

#define	PWR_PUCRB_PB10_Pos (10U)

#define	PWR_PUCRB_PB10_Msk (0x1UL << PWR_PUCRB_PB10_Pos)

#define	PWR_PUCRB_PB10 PWR_PUCRB_PB10_Msk

#define	PWR_PUCRB_PB9_Pos (9U)

#define	PWR_PUCRB_PB9_Msk (0x1UL << PWR_PUCRB_PB9_Pos)

#define	PWR_PUCRB_PB9 PWR_PUCRB_PB9_Msk

#define	PWR_PUCRB_PB8_Pos (8U)

#define	PWR_PUCRB_PB8_Msk (0x1UL << PWR_PUCRB_PB8_Pos)

#define	PWR_PUCRB_PB8 PWR_PUCRB_PB8_Msk

#define	PWR_PUCRB_PB7_Pos (7U)

#define	PWR_PUCRB_PB7_Msk (0x1UL << PWR_PUCRB_PB7_Pos)

#define	PWR_PUCRB_PB7 PWR_PUCRB_PB7_Msk

#define	PWR_PUCRB_PB6_Pos (6U)

#define	PWR_PUCRB_PB6_Msk (0x1UL << PWR_PUCRB_PB6_Pos)

#define	PWR_PUCRB_PB6 PWR_PUCRB_PB6_Msk

#define	PWR_PUCRB_PB5_Pos (5U)

#define	PWR_PUCRB_PB5_Msk (0x1UL << PWR_PUCRB_PB5_Pos)

#define	PWR_PUCRB_PB5 PWR_PUCRB_PB5_Msk

#define	PWR_PUCRB_PB4_Pos (4U)

#define	PWR_PUCRB_PB4_Msk (0x1UL << PWR_PUCRB_PB4_Pos)

#define	PWR_PUCRB_PB4 PWR_PUCRB_PB4_Msk

#define	PWR_PUCRB_PB3_Pos (3U)

#define	PWR_PUCRB_PB3_Msk (0x1UL << PWR_PUCRB_PB3_Pos)

#define	PWR_PUCRB_PB3 PWR_PUCRB_PB3_Msk

#define	PWR_PUCRB_PB2_Pos (2U)

#define	PWR_PUCRB_PB2_Msk (0x1UL << PWR_PUCRB_PB2_Pos)

#define	PWR_PUCRB_PB2 PWR_PUCRB_PB2_Msk

#define	PWR_PUCRB_PB1_Pos (1U)

#define	PWR_PUCRB_PB1_Msk (0x1UL << PWR_PUCRB_PB1_Pos)

#define	PWR_PUCRB_PB1 PWR_PUCRB_PB1_Msk

#define	PWR_PUCRB_PB0_Pos (0U)

#define	PWR_PUCRB_PB0_Msk (0x1UL << PWR_PUCRB_PB0_Pos)

#define	PWR_PUCRB_PB0 PWR_PUCRB_PB0_Msk

#define	PWR_PDCRB_PB15_Pos (15U)

#define	PWR_PDCRB_PB15_Msk (0x1UL << PWR_PDCRB_PB15_Pos)

#define	PWR_PDCRB_PB15 PWR_PDCRB_PB15_Msk

#define	PWR_PDCRB_PB14_Pos (14U)

#define	PWR_PDCRB_PB14_Msk (0x1UL << PWR_PDCRB_PB14_Pos)

#define	PWR_PDCRB_PB14 PWR_PDCRB_PB14_Msk

#define	PWR_PDCRB_PB13_Pos (13U)

#define	PWR_PDCRB_PB13_Msk (0x1UL << PWR_PDCRB_PB13_Pos)

#define	PWR_PDCRB_PB13 PWR_PDCRB_PB13_Msk

#define	PWR_PDCRB_PB12_Pos (12U)

#define	PWR_PDCRB_PB12_Msk (0x1UL << PWR_PDCRB_PB12_Pos)

#define	PWR_PDCRB_PB12 PWR_PDCRB_PB12_Msk

#define	PWR_PDCRB_PB11_Pos (11U)

#define	PWR_PDCRB_PB11_Msk (0x1UL << PWR_PDCRB_PB11_Pos)

#define	PWR_PDCRB_PB11 PWR_PDCRB_PB11_Msk

#define	PWR_PDCRB_PB10_Pos (10U)

#define	PWR_PDCRB_PB10_Msk (0x1UL << PWR_PDCRB_PB10_Pos)

#define	PWR_PDCRB_PB10 PWR_PDCRB_PB10_Msk

#define	PWR_PDCRB_PB9_Pos (9U)

#define	PWR_PDCRB_PB9_Msk (0x1UL << PWR_PDCRB_PB9_Pos)

#define	PWR_PDCRB_PB9 PWR_PDCRB_PB9_Msk

#define	PWR_PDCRB_PB8_Pos (8U)

#define	PWR_PDCRB_PB8_Msk (0x1UL << PWR_PDCRB_PB8_Pos)

#define	PWR_PDCRB_PB8 PWR_PDCRB_PB8_Msk

#define	PWR_PDCRB_PB7_Pos (7U)

#define	PWR_PDCRB_PB7_Msk (0x1UL << PWR_PDCRB_PB7_Pos)

#define	PWR_PDCRB_PB7 PWR_PDCRB_PB7_Msk

#define	PWR_PDCRB_PB6_Pos (6U)

#define	PWR_PDCRB_PB6_Msk (0x1UL << PWR_PDCRB_PB6_Pos)

#define	PWR_PDCRB_PB6 PWR_PDCRB_PB6_Msk

#define	PWR_PDCRB_PB5_Pos (5U)

#define	PWR_PDCRB_PB5_Msk (0x1UL << PWR_PDCRB_PB5_Pos)

#define	PWR_PDCRB_PB5 PWR_PDCRB_PB5_Msk

#define	PWR_PDCRB_PB3_Pos (3U)

#define	PWR_PDCRB_PB3_Msk (0x1UL << PWR_PDCRB_PB3_Pos)

#define	PWR_PDCRB_PB3 PWR_PDCRB_PB3_Msk

#define	PWR_PDCRB_PB2_Pos (2U)

#define	PWR_PDCRB_PB2_Msk (0x1UL << PWR_PDCRB_PB2_Pos)

#define	PWR_PDCRB_PB2 PWR_PDCRB_PB2_Msk

#define	PWR_PDCRB_PB1_Pos (1U)

#define	PWR_PDCRB_PB1_Msk (0x1UL << PWR_PDCRB_PB1_Pos)

#define	PWR_PDCRB_PB1 PWR_PDCRB_PB1_Msk

#define	PWR_PDCRB_PB0_Pos (0U)

#define	PWR_PDCRB_PB0_Msk (0x1UL << PWR_PDCRB_PB0_Pos)

#define	PWR_PDCRB_PB0 PWR_PDCRB_PB0_Msk

#define	PWR_PUCRC_PC15_Pos (15U)

#define	PWR_PUCRC_PC15_Msk (0x1UL << PWR_PUCRC_PC15_Pos)

#define	PWR_PUCRC_PC15 PWR_PUCRC_PC15_Msk

#define	PWR_PUCRC_PC14_Pos (14U)

#define	PWR_PUCRC_PC14_Msk (0x1UL << PWR_PUCRC_PC14_Pos)

#define	PWR_PUCRC_PC14 PWR_PUCRC_PC14_Msk

#define	PWR_PUCRC_PC13_Pos (13U)

#define	PWR_PUCRC_PC13_Msk (0x1UL << PWR_PUCRC_PC13_Pos)

#define	PWR_PUCRC_PC13 PWR_PUCRC_PC13_Msk

#define	PWR_PUCRC_PC12_Pos (12U)

#define	PWR_PUCRC_PC12_Msk (0x1UL << PWR_PUCRC_PC12_Pos)

#define	PWR_PUCRC_PC12 PWR_PUCRC_PC12_Msk

#define	PWR_PUCRC_PC11_Pos (11U)

#define	PWR_PUCRC_PC11_Msk (0x1UL << PWR_PUCRC_PC11_Pos)

#define	PWR_PUCRC_PC11 PWR_PUCRC_PC11_Msk

#define	PWR_PUCRC_PC10_Pos (10U)

#define	PWR_PUCRC_PC10_Msk (0x1UL << PWR_PUCRC_PC10_Pos)

#define	PWR_PUCRC_PC10 PWR_PUCRC_PC10_Msk

#define	PWR_PUCRC_PC9_Pos (9U)

#define	PWR_PUCRC_PC9_Msk (0x1UL << PWR_PUCRC_PC9_Pos)

#define	PWR_PUCRC_PC9 PWR_PUCRC_PC9_Msk

#define	PWR_PUCRC_PC8_Pos (8U)

#define	PWR_PUCRC_PC8_Msk (0x1UL << PWR_PUCRC_PC8_Pos)

#define	PWR_PUCRC_PC8 PWR_PUCRC_PC8_Msk

#define	PWR_PUCRC_PC7_Pos (7U)

#define	PWR_PUCRC_PC7_Msk (0x1UL << PWR_PUCRC_PC7_Pos)

#define	PWR_PUCRC_PC7 PWR_PUCRC_PC7_Msk

#define	PWR_PUCRC_PC6_Pos (6U)

#define	PWR_PUCRC_PC6_Msk (0x1UL << PWR_PUCRC_PC6_Pos)

#define	PWR_PUCRC_PC6 PWR_PUCRC_PC6_Msk

#define	PWR_PUCRC_PC5_Pos (5U)

#define	PWR_PUCRC_PC5_Msk (0x1UL << PWR_PUCRC_PC5_Pos)

#define	PWR_PUCRC_PC5 PWR_PUCRC_PC5_Msk

#define	PWR_PUCRC_PC4_Pos (4U)

#define	PWR_PUCRC_PC4_Msk (0x1UL << PWR_PUCRC_PC4_Pos)

#define	PWR_PUCRC_PC4 PWR_PUCRC_PC4_Msk

#define	PWR_PUCRC_PC3_Pos (3U)

#define	PWR_PUCRC_PC3_Msk (0x1UL << PWR_PUCRC_PC3_Pos)

#define	PWR_PUCRC_PC3 PWR_PUCRC_PC3_Msk

#define	PWR_PUCRC_PC2_Pos (2U)

#define	PWR_PUCRC_PC2_Msk (0x1UL << PWR_PUCRC_PC2_Pos)

#define	PWR_PUCRC_PC2 PWR_PUCRC_PC2_Msk

#define	PWR_PUCRC_PC1_Pos (1U)

#define	PWR_PUCRC_PC1_Msk (0x1UL << PWR_PUCRC_PC1_Pos)

#define	PWR_PUCRC_PC1 PWR_PUCRC_PC1_Msk

#define	PWR_PUCRC_PC0_Pos (0U)

#define	PWR_PUCRC_PC0_Msk (0x1UL << PWR_PUCRC_PC0_Pos)

#define	PWR_PUCRC_PC0 PWR_PUCRC_PC0_Msk

#define	PWR_PDCRC_PC15_Pos (15U)

#define	PWR_PDCRC_PC15_Msk (0x1UL << PWR_PDCRC_PC15_Pos)

#define	PWR_PDCRC_PC15 PWR_PDCRC_PC15_Msk

#define	PWR_PDCRC_PC14_Pos (14U)

#define	PWR_PDCRC_PC14_Msk (0x1UL << PWR_PDCRC_PC14_Pos)

#define	PWR_PDCRC_PC14 PWR_PDCRC_PC14_Msk

#define	PWR_PDCRC_PC13_Pos (13U)

#define	PWR_PDCRC_PC13_Msk (0x1UL << PWR_PDCRC_PC13_Pos)

#define	PWR_PDCRC_PC13 PWR_PDCRC_PC13_Msk

#define	PWR_PDCRC_PC12_Pos (12U)

#define	PWR_PDCRC_PC12_Msk (0x1UL << PWR_PDCRC_PC12_Pos)

#define	PWR_PDCRC_PC12 PWR_PDCRC_PC12_Msk

#define	PWR_PDCRC_PC11_Pos (11U)

#define	PWR_PDCRC_PC11_Msk (0x1UL << PWR_PDCRC_PC11_Pos)

#define	PWR_PDCRC_PC11 PWR_PDCRC_PC11_Msk

#define	PWR_PDCRC_PC10_Pos (10U)

#define	PWR_PDCRC_PC10_Msk (0x1UL << PWR_PDCRC_PC10_Pos)

#define	PWR_PDCRC_PC10 PWR_PDCRC_PC10_Msk

#define	PWR_PDCRC_PC9_Pos (9U)

#define	PWR_PDCRC_PC9_Msk (0x1UL << PWR_PDCRC_PC9_Pos)

#define	PWR_PDCRC_PC9 PWR_PDCRC_PC9_Msk

#define	PWR_PDCRC_PC8_Pos (8U)

#define	PWR_PDCRC_PC8_Msk (0x1UL << PWR_PDCRC_PC8_Pos)

#define	PWR_PDCRC_PC8 PWR_PDCRC_PC8_Msk

#define	PWR_PDCRC_PC7_Pos (7U)

#define	PWR_PDCRC_PC7_Msk (0x1UL << PWR_PDCRC_PC7_Pos)

#define	PWR_PDCRC_PC7 PWR_PDCRC_PC7_Msk

#define	PWR_PDCRC_PC6_Pos (6U)

#define	PWR_PDCRC_PC6_Msk (0x1UL << PWR_PDCRC_PC6_Pos)

#define	PWR_PDCRC_PC6 PWR_PDCRC_PC6_Msk

#define	PWR_PDCRC_PC5_Pos (5U)

#define	PWR_PDCRC_PC5_Msk (0x1UL << PWR_PDCRC_PC5_Pos)

#define	PWR_PDCRC_PC5 PWR_PDCRC_PC5_Msk

#define	PWR_PDCRC_PC4_Pos (4U)

#define	PWR_PDCRC_PC4_Msk (0x1UL << PWR_PDCRC_PC4_Pos)

#define	PWR_PDCRC_PC4 PWR_PDCRC_PC4_Msk

#define	PWR_PDCRC_PC3_Pos (3U)

#define	PWR_PDCRC_PC3_Msk (0x1UL << PWR_PDCRC_PC3_Pos)

#define	PWR_PDCRC_PC3 PWR_PDCRC_PC3_Msk

#define	PWR_PDCRC_PC2_Pos (2U)

#define	PWR_PDCRC_PC2_Msk (0x1UL << PWR_PDCRC_PC2_Pos)

#define	PWR_PDCRC_PC2 PWR_PDCRC_PC2_Msk

#define	PWR_PDCRC_PC1_Pos (1U)

#define	PWR_PDCRC_PC1_Msk (0x1UL << PWR_PDCRC_PC1_Pos)

#define	PWR_PDCRC_PC1 PWR_PDCRC_PC1_Msk

#define	PWR_PDCRC_PC0_Pos (0U)

#define	PWR_PDCRC_PC0_Msk (0x1UL << PWR_PDCRC_PC0_Pos)

#define	PWR_PDCRC_PC0 PWR_PDCRC_PC0_Msk

#define	PWR_PUCRD_PD15_Pos (15U)

#define	PWR_PUCRD_PD15_Msk (0x1UL << PWR_PUCRD_PD15_Pos)

#define	PWR_PUCRD_PD15 PWR_PUCRD_PD15_Msk

#define	PWR_PUCRD_PD14_Pos (14U)

#define	PWR_PUCRD_PD14_Msk (0x1UL << PWR_PUCRD_PD14_Pos)

#define	PWR_PUCRD_PD14 PWR_PUCRD_PD14_Msk

#define	PWR_PUCRD_PD13_Pos (13U)

#define	PWR_PUCRD_PD13_Msk (0x1UL << PWR_PUCRD_PD13_Pos)

#define	PWR_PUCRD_PD13 PWR_PUCRD_PD13_Msk

#define	PWR_PUCRD_PD12_Pos (12U)

#define	PWR_PUCRD_PD12_Msk (0x1UL << PWR_PUCRD_PD12_Pos)

#define	PWR_PUCRD_PD12 PWR_PUCRD_PD12_Msk

#define	PWR_PUCRD_PD11_Pos (11U)

#define	PWR_PUCRD_PD11_Msk (0x1UL << PWR_PUCRD_PD11_Pos)

#define	PWR_PUCRD_PD11 PWR_PUCRD_PD11_Msk

#define	PWR_PUCRD_PD10_Pos (10U)

#define	PWR_PUCRD_PD10_Msk (0x1UL << PWR_PUCRD_PD10_Pos)

#define	PWR_PUCRD_PD10 PWR_PUCRD_PD10_Msk

#define	PWR_PUCRD_PD9_Pos (9U)

#define	PWR_PUCRD_PD9_Msk (0x1UL << PWR_PUCRD_PD9_Pos)

#define	PWR_PUCRD_PD9 PWR_PUCRD_PD9_Msk

#define	PWR_PUCRD_PD8_Pos (8U)

#define	PWR_PUCRD_PD8_Msk (0x1UL << PWR_PUCRD_PD8_Pos)

#define	PWR_PUCRD_PD8 PWR_PUCRD_PD8_Msk

#define	PWR_PUCRD_PD7_Pos (7U)

#define	PWR_PUCRD_PD7_Msk (0x1UL << PWR_PUCRD_PD7_Pos)

#define	PWR_PUCRD_PD7 PWR_PUCRD_PD7_Msk

#define	PWR_PUCRD_PD6_Pos (6U)

#define	PWR_PUCRD_PD6_Msk (0x1UL << PWR_PUCRD_PD6_Pos)

#define	PWR_PUCRD_PD6 PWR_PUCRD_PD6_Msk

#define	PWR_PUCRD_PD5_Pos (5U)

#define	PWR_PUCRD_PD5_Msk (0x1UL << PWR_PUCRD_PD5_Pos)

#define	PWR_PUCRD_PD5 PWR_PUCRD_PD5_Msk

#define	PWR_PUCRD_PD4_Pos (4U)

#define	PWR_PUCRD_PD4_Msk (0x1UL << PWR_PUCRD_PD4_Pos)

#define	PWR_PUCRD_PD4 PWR_PUCRD_PD4_Msk

#define	PWR_PUCRD_PD3_Pos (3U)

#define	PWR_PUCRD_PD3_Msk (0x1UL << PWR_PUCRD_PD3_Pos)

#define	PWR_PUCRD_PD3 PWR_PUCRD_PD3_Msk

#define	PWR_PUCRD_PD2_Pos (2U)

#define	PWR_PUCRD_PD2_Msk (0x1UL << PWR_PUCRD_PD2_Pos)

#define	PWR_PUCRD_PD2 PWR_PUCRD_PD2_Msk

#define	PWR_PUCRD_PD1_Pos (1U)

#define	PWR_PUCRD_PD1_Msk (0x1UL << PWR_PUCRD_PD1_Pos)

#define	PWR_PUCRD_PD1 PWR_PUCRD_PD1_Msk

#define	PWR_PUCRD_PD0_Pos (0U)

#define	PWR_PUCRD_PD0_Msk (0x1UL << PWR_PUCRD_PD0_Pos)

#define	PWR_PUCRD_PD0 PWR_PUCRD_PD0_Msk

#define	PWR_PDCRD_PD15_Pos (15U)

#define	PWR_PDCRD_PD15_Msk (0x1UL << PWR_PDCRD_PD15_Pos)

#define	PWR_PDCRD_PD15 PWR_PDCRD_PD15_Msk

#define	PWR_PDCRD_PD14_Pos (14U)

#define	PWR_PDCRD_PD14_Msk (0x1UL << PWR_PDCRD_PD14_Pos)

#define	PWR_PDCRD_PD14 PWR_PDCRD_PD14_Msk

#define	PWR_PDCRD_PD13_Pos (13U)

#define	PWR_PDCRD_PD13_Msk (0x1UL << PWR_PDCRD_PD13_Pos)

#define	PWR_PDCRD_PD13 PWR_PDCRD_PD13_Msk

#define	PWR_PDCRD_PD12_Pos (12U)

#define	PWR_PDCRD_PD12_Msk (0x1UL << PWR_PDCRD_PD12_Pos)

#define	PWR_PDCRD_PD12 PWR_PDCRD_PD12_Msk

#define	PWR_PDCRD_PD11_Pos (11U)

#define	PWR_PDCRD_PD11_Msk (0x1UL << PWR_PDCRD_PD11_Pos)

#define	PWR_PDCRD_PD11 PWR_PDCRD_PD11_Msk

#define	PWR_PDCRD_PD10_Pos (10U)

#define	PWR_PDCRD_PD10_Msk (0x1UL << PWR_PDCRD_PD10_Pos)

#define	PWR_PDCRD_PD10 PWR_PDCRD_PD10_Msk

#define	PWR_PDCRD_PD9_Pos (9U)

#define	PWR_PDCRD_PD9_Msk (0x1UL << PWR_PDCRD_PD9_Pos)

#define	PWR_PDCRD_PD9 PWR_PDCRD_PD9_Msk

#define	PWR_PDCRD_PD8_Pos (8U)

#define	PWR_PDCRD_PD8_Msk (0x1UL << PWR_PDCRD_PD8_Pos)

#define	PWR_PDCRD_PD8 PWR_PDCRD_PD8_Msk

#define	PWR_PDCRD_PD7_Pos (7U)

#define	PWR_PDCRD_PD7_Msk (0x1UL << PWR_PDCRD_PD7_Pos)

#define	PWR_PDCRD_PD7 PWR_PDCRD_PD7_Msk

#define	PWR_PDCRD_PD6_Pos (6U)

#define	PWR_PDCRD_PD6_Msk (0x1UL << PWR_PDCRD_PD6_Pos)

#define	PWR_PDCRD_PD6 PWR_PDCRD_PD6_Msk

#define	PWR_PDCRD_PD5_Pos (5U)

#define	PWR_PDCRD_PD5_Msk (0x1UL << PWR_PDCRD_PD5_Pos)

#define	PWR_PDCRD_PD5 PWR_PDCRD_PD5_Msk

#define	PWR_PDCRD_PD4_Pos (4U)

#define	PWR_PDCRD_PD4_Msk (0x1UL << PWR_PDCRD_PD4_Pos)

#define	PWR_PDCRD_PD4 PWR_PDCRD_PD4_Msk

#define	PWR_PDCRD_PD3_Pos (3U)

#define	PWR_PDCRD_PD3_Msk (0x1UL << PWR_PDCRD_PD3_Pos)

#define	PWR_PDCRD_PD3 PWR_PDCRD_PD3_Msk

#define	PWR_PDCRD_PD2_Pos (2U)

#define	PWR_PDCRD_PD2_Msk (0x1UL << PWR_PDCRD_PD2_Pos)

#define	PWR_PDCRD_PD2 PWR_PDCRD_PD2_Msk

#define	PWR_PDCRD_PD1_Pos (1U)

#define	PWR_PDCRD_PD1_Msk (0x1UL << PWR_PDCRD_PD1_Pos)

#define	PWR_PDCRD_PD1 PWR_PDCRD_PD1_Msk

#define	PWR_PDCRD_PD0_Pos (0U)

#define	PWR_PDCRD_PD0_Msk (0x1UL << PWR_PDCRD_PD0_Pos)

#define	PWR_PDCRD_PD0 PWR_PDCRD_PD0_Msk

#define	PWR_PUCRE_PE15_Pos (15U)

#define	PWR_PUCRE_PE15_Msk (0x1UL << PWR_PUCRE_PE15_Pos)

#define	PWR_PUCRE_PE15 PWR_PUCRE_PE15_Msk

#define	PWR_PUCRE_PE14_Pos (14U)

#define	PWR_PUCRE_PE14_Msk (0x1UL << PWR_PUCRE_PE14_Pos)

#define	PWR_PUCRE_PE14 PWR_PUCRE_PE14_Msk

#define	PWR_PUCRE_PE13_Pos (13U)

#define	PWR_PUCRE_PE13_Msk (0x1UL << PWR_PUCRE_PE13_Pos)

#define	PWR_PUCRE_PE13 PWR_PUCRE_PE13_Msk

#define	PWR_PUCRE_PE12_Pos (12U)

#define	PWR_PUCRE_PE12_Msk (0x1UL << PWR_PUCRE_PE12_Pos)

#define	PWR_PUCRE_PE12 PWR_PUCRE_PE12_Msk

#define	PWR_PUCRE_PE11_Pos (11U)

#define	PWR_PUCRE_PE11_Msk (0x1UL << PWR_PUCRE_PE11_Pos)

#define	PWR_PUCRE_PE11 PWR_PUCRE_PE11_Msk

#define	PWR_PUCRE_PE10_Pos (10U)

#define	PWR_PUCRE_PE10_Msk (0x1UL << PWR_PUCRE_PE10_Pos)

#define	PWR_PUCRE_PE10 PWR_PUCRE_PE10_Msk

#define	PWR_PUCRE_PE9_Pos (9U)

#define	PWR_PUCRE_PE9_Msk (0x1UL << PWR_PUCRE_PE9_Pos)

#define	PWR_PUCRE_PE9 PWR_PUCRE_PE9_Msk

#define	PWR_PUCRE_PE8_Pos (8U)

#define	PWR_PUCRE_PE8_Msk (0x1UL << PWR_PUCRE_PE8_Pos)

#define	PWR_PUCRE_PE8 PWR_PUCRE_PE8_Msk

#define	PWR_PUCRE_PE7_Pos (7U)

#define	PWR_PUCRE_PE7_Msk (0x1UL << PWR_PUCRE_PE7_Pos)

#define	PWR_PUCRE_PE7 PWR_PUCRE_PE7_Msk

#define	PWR_PUCRE_PE6_Pos (6U)

#define	PWR_PUCRE_PE6_Msk (0x1UL << PWR_PUCRE_PE6_Pos)

#define	PWR_PUCRE_PE6 PWR_PUCRE_PE6_Msk

#define	PWR_PUCRE_PE5_Pos (5U)

#define	PWR_PUCRE_PE5_Msk (0x1UL << PWR_PUCRE_PE5_Pos)

#define	PWR_PUCRE_PE5 PWR_PUCRE_PE5_Msk

#define	PWR_PUCRE_PE4_Pos (4U)

#define	PWR_PUCRE_PE4_Msk (0x1UL << PWR_PUCRE_PE4_Pos)

#define	PWR_PUCRE_PE4 PWR_PUCRE_PE4_Msk

#define	PWR_PUCRE_PE3_Pos (3U)

#define	PWR_PUCRE_PE3_Msk (0x1UL << PWR_PUCRE_PE3_Pos)

#define	PWR_PUCRE_PE3 PWR_PUCRE_PE3_Msk

#define	PWR_PUCRE_PE2_Pos (2U)

#define	PWR_PUCRE_PE2_Msk (0x1UL << PWR_PUCRE_PE2_Pos)

#define	PWR_PUCRE_PE2 PWR_PUCRE_PE2_Msk

#define	PWR_PUCRE_PE1_Pos (1U)

#define	PWR_PUCRE_PE1_Msk (0x1UL << PWR_PUCRE_PE1_Pos)

#define	PWR_PUCRE_PE1 PWR_PUCRE_PE1_Msk

#define	PWR_PUCRE_PE0_Pos (0U)

#define	PWR_PUCRE_PE0_Msk (0x1UL << PWR_PUCRE_PE0_Pos)

#define	PWR_PUCRE_PE0 PWR_PUCRE_PE0_Msk

#define	PWR_PDCRE_PE15_Pos (15U)

#define	PWR_PDCRE_PE15_Msk (0x1UL << PWR_PDCRE_PE15_Pos)

#define	PWR_PDCRE_PE15 PWR_PDCRE_PE15_Msk

#define	PWR_PDCRE_PE14_Pos (14U)

#define	PWR_PDCRE_PE14_Msk (0x1UL << PWR_PDCRE_PE14_Pos)

#define	PWR_PDCRE_PE14 PWR_PDCRE_PE14_Msk

#define	PWR_PDCRE_PE13_Pos (13U)

#define	PWR_PDCRE_PE13_Msk (0x1UL << PWR_PDCRE_PE13_Pos)

#define	PWR_PDCRE_PE13 PWR_PDCRE_PE13_Msk

#define	PWR_PDCRE_PE12_Pos (12U)

#define	PWR_PDCRE_PE12_Msk (0x1UL << PWR_PDCRE_PE12_Pos)

#define	PWR_PDCRE_PE12 PWR_PDCRE_PE12_Msk

#define	PWR_PDCRE_PE11_Pos (11U)

#define	PWR_PDCRE_PE11_Msk (0x1UL << PWR_PDCRE_PE11_Pos)

#define	PWR_PDCRE_PE11 PWR_PDCRE_PE11_Msk

#define	PWR_PDCRE_PE10_Pos (10U)

#define	PWR_PDCRE_PE10_Msk (0x1UL << PWR_PDCRE_PE10_Pos)

#define	PWR_PDCRE_PE10 PWR_PDCRE_PE10_Msk

#define	PWR_PDCRE_PE9_Pos (9U)

#define	PWR_PDCRE_PE9_Msk (0x1UL << PWR_PDCRE_PE9_Pos)

#define	PWR_PDCRE_PE9 PWR_PDCRE_PE9_Msk

#define	PWR_PDCRE_PE8_Pos (8U)

#define	PWR_PDCRE_PE8_Msk (0x1UL << PWR_PDCRE_PE8_Pos)

#define	PWR_PDCRE_PE8 PWR_PDCRE_PE8_Msk

#define	PWR_PDCRE_PE7_Pos (7U)

#define	PWR_PDCRE_PE7_Msk (0x1UL << PWR_PDCRE_PE7_Pos)

#define	PWR_PDCRE_PE7 PWR_PDCRE_PE7_Msk

#define	PWR_PDCRE_PE6_Pos (6U)

#define	PWR_PDCRE_PE6_Msk (0x1UL << PWR_PDCRE_PE6_Pos)

#define	PWR_PDCRE_PE6 PWR_PDCRE_PE6_Msk

#define	PWR_PDCRE_PE5_Pos (5U)

#define	PWR_PDCRE_PE5_Msk (0x1UL << PWR_PDCRE_PE5_Pos)

#define	PWR_PDCRE_PE5 PWR_PDCRE_PE5_Msk

#define	PWR_PDCRE_PE4_Pos (4U)

#define	PWR_PDCRE_PE4_Msk (0x1UL << PWR_PDCRE_PE4_Pos)

#define	PWR_PDCRE_PE4 PWR_PDCRE_PE4_Msk

#define	PWR_PDCRE_PE3_Pos (3U)

#define	PWR_PDCRE_PE3_Msk (0x1UL << PWR_PDCRE_PE3_Pos)

#define	PWR_PDCRE_PE3 PWR_PDCRE_PE3_Msk

#define	PWR_PDCRE_PE2_Pos (2U)

#define	PWR_PDCRE_PE2_Msk (0x1UL << PWR_PDCRE_PE2_Pos)

#define	PWR_PDCRE_PE2 PWR_PDCRE_PE2_Msk

#define	PWR_PDCRE_PE1_Pos (1U)

#define	PWR_PDCRE_PE1_Msk (0x1UL << PWR_PDCRE_PE1_Pos)

#define	PWR_PDCRE_PE1 PWR_PDCRE_PE1_Msk

#define	PWR_PDCRE_PE0_Pos (0U)

#define	PWR_PDCRE_PE0_Msk (0x1UL << PWR_PDCRE_PE0_Pos)

#define	PWR_PDCRE_PE0 PWR_PDCRE_PE0_Msk

#define	PWR_PUCRF_PF15_Pos (15U)

#define	PWR_PUCRF_PF15_Msk (0x1UL << PWR_PUCRF_PF15_Pos)

#define	PWR_PUCRF_PF15 PWR_PUCRF_PF15_Msk

#define	PWR_PUCRF_PF14_Pos (14U)

#define	PWR_PUCRF_PF14_Msk (0x1UL << PWR_PUCRF_PF14_Pos)

#define	PWR_PUCRF_PF14 PWR_PUCRF_PF14_Msk

#define	PWR_PUCRF_PF13_Pos (13U)

#define	PWR_PUCRF_PF13_Msk (0x1UL << PWR_PUCRF_PF13_Pos)

#define	PWR_PUCRF_PF13 PWR_PUCRF_PF13_Msk

#define	PWR_PUCRF_PF12_Pos (12U)

#define	PWR_PUCRF_PF12_Msk (0x1UL << PWR_PUCRF_PF12_Pos)

#define	PWR_PUCRF_PF12 PWR_PUCRF_PF12_Msk

#define	PWR_PUCRF_PF11_Pos (11U)

#define	PWR_PUCRF_PF11_Msk (0x1UL << PWR_PUCRF_PF11_Pos)

#define	PWR_PUCRF_PF11 PWR_PUCRF_PF11_Msk

#define	PWR_PUCRF_PF10_Pos (10U)

#define	PWR_PUCRF_PF10_Msk (0x1UL << PWR_PUCRF_PF10_Pos)

#define	PWR_PUCRF_PF10 PWR_PUCRF_PF10_Msk

#define	PWR_PUCRF_PF9_Pos (9U)

#define	PWR_PUCRF_PF9_Msk (0x1UL << PWR_PUCRF_PF9_Pos)

#define	PWR_PUCRF_PF9 PWR_PUCRF_PF9_Msk

#define	PWR_PUCRF_PF8_Pos (8U)

#define	PWR_PUCRF_PF8_Msk (0x1UL << PWR_PUCRF_PF8_Pos)

#define	PWR_PUCRF_PF8 PWR_PUCRF_PF8_Msk

#define	PWR_PUCRF_PF7_Pos (7U)

#define	PWR_PUCRF_PF7_Msk (0x1UL << PWR_PUCRF_PF7_Pos)

#define	PWR_PUCRF_PF7 PWR_PUCRF_PF7_Msk

#define	PWR_PUCRF_PF6_Pos (6U)

#define	PWR_PUCRF_PF6_Msk (0x1UL << PWR_PUCRF_PF6_Pos)

#define	PWR_PUCRF_PF6 PWR_PUCRF_PF6_Msk

#define	PWR_PUCRF_PF5_Pos (5U)

#define	PWR_PUCRF_PF5_Msk (0x1UL << PWR_PUCRF_PF5_Pos)

#define	PWR_PUCRF_PF5 PWR_PUCRF_PF5_Msk

#define	PWR_PUCRF_PF4_Pos (4U)

#define	PWR_PUCRF_PF4_Msk (0x1UL << PWR_PUCRF_PF4_Pos)

#define	PWR_PUCRF_PF4 PWR_PUCRF_PF4_Msk

#define	PWR_PUCRF_PF3_Pos (3U)

#define	PWR_PUCRF_PF3_Msk (0x1UL << PWR_PUCRF_PF3_Pos)

#define	PWR_PUCRF_PF3 PWR_PUCRF_PF3_Msk

#define	PWR_PUCRF_PF2_Pos (2U)

#define	PWR_PUCRF_PF2_Msk (0x1UL << PWR_PUCRF_PF2_Pos)

#define	PWR_PUCRF_PF2 PWR_PUCRF_PF2_Msk

#define	PWR_PUCRF_PF1_Pos (1U)

#define	PWR_PUCRF_PF1_Msk (0x1UL << PWR_PUCRF_PF1_Pos)

#define	PWR_PUCRF_PF1 PWR_PUCRF_PF1_Msk

#define	PWR_PUCRF_PF0_Pos (0U)

#define	PWR_PUCRF_PF0_Msk (0x1UL << PWR_PUCRF_PF0_Pos)

#define	PWR_PUCRF_PF0 PWR_PUCRF_PF0_Msk

#define	PWR_PDCRF_PF15_Pos (15U)

#define	PWR_PDCRF_PF15_Msk (0x1UL << PWR_PDCRF_PF15_Pos)

#define	PWR_PDCRF_PF15 PWR_PDCRF_PF15_Msk

#define	PWR_PDCRF_PF14_Pos (14U)

#define	PWR_PDCRF_PF14_Msk (0x1UL << PWR_PDCRF_PF14_Pos)

#define	PWR_PDCRF_PF14 PWR_PDCRF_PF14_Msk

#define	PWR_PDCRF_PF13_Pos (13U)

#define	PWR_PDCRF_PF13_Msk (0x1UL << PWR_PDCRF_PF13_Pos)

#define	PWR_PDCRF_PF13 PWR_PDCRF_PF13_Msk

#define	PWR_PDCRF_PF12_Pos (12U)

#define	PWR_PDCRF_PF12_Msk (0x1UL << PWR_PDCRF_PF12_Pos)

#define	PWR_PDCRF_PF12 PWR_PDCRF_PF12_Msk

#define	PWR_PDCRF_PF11_Pos (11U)

#define	PWR_PDCRF_PF11_Msk (0x1UL << PWR_PDCRF_PF11_Pos)

#define	PWR_PDCRF_PF11 PWR_PDCRF_PF11_Msk

#define	PWR_PDCRF_PF10_Pos (10U)

#define	PWR_PDCRF_PF10_Msk (0x1UL << PWR_PDCRF_PF10_Pos)

#define	PWR_PDCRF_PF10 PWR_PDCRF_PF10_Msk

#define	PWR_PDCRF_PF9_Pos (9U)

#define	PWR_PDCRF_PF9_Msk (0x1UL << PWR_PDCRF_PF9_Pos)

#define	PWR_PDCRF_PF9 PWR_PDCRF_PF9_Msk

#define	PWR_PDCRF_PF8_Pos (8U)

#define	PWR_PDCRF_PF8_Msk (0x1UL << PWR_PDCRF_PF8_Pos)

#define	PWR_PDCRF_PF8 PWR_PDCRF_PF8_Msk

#define	PWR_PDCRF_PF7_Pos (7U)

#define	PWR_PDCRF_PF7_Msk (0x1UL << PWR_PDCRF_PF7_Pos)

#define	PWR_PDCRF_PF7 PWR_PDCRF_PF7_Msk

#define	PWR_PDCRF_PF6_Pos (6U)

#define	PWR_PDCRF_PF6_Msk (0x1UL << PWR_PDCRF_PF6_Pos)

#define	PWR_PDCRF_PF6 PWR_PDCRF_PF6_Msk

#define	PWR_PDCRF_PF5_Pos (5U)

#define	PWR_PDCRF_PF5_Msk (0x1UL << PWR_PDCRF_PF5_Pos)

#define	PWR_PDCRF_PF5 PWR_PDCRF_PF5_Msk

#define	PWR_PDCRF_PF4_Pos (4U)

#define	PWR_PDCRF_PF4_Msk (0x1UL << PWR_PDCRF_PF4_Pos)

#define	PWR_PDCRF_PF4 PWR_PDCRF_PF4_Msk

#define	PWR_PDCRF_PF3_Pos (3U)

#define	PWR_PDCRF_PF3_Msk (0x1UL << PWR_PDCRF_PF3_Pos)

#define	PWR_PDCRF_PF3 PWR_PDCRF_PF3_Msk

#define	PWR_PDCRF_PF2_Pos (2U)

#define	PWR_PDCRF_PF2_Msk (0x1UL << PWR_PDCRF_PF2_Pos)

#define	PWR_PDCRF_PF2 PWR_PDCRF_PF2_Msk

#define	PWR_PDCRF_PF1_Pos (1U)

#define	PWR_PDCRF_PF1_Msk (0x1UL << PWR_PDCRF_PF1_Pos)

#define	PWR_PDCRF_PF1 PWR_PDCRF_PF1_Msk

#define	PWR_PDCRF_PF0_Pos (0U)

#define	PWR_PDCRF_PF0_Msk (0x1UL << PWR_PDCRF_PF0_Pos)

#define	PWR_PDCRF_PF0 PWR_PDCRF_PF0_Msk

#define	PWR_PUCRG_PG15_Pos (15U)

#define	PWR_PUCRG_PG15_Msk (0x1UL << PWR_PUCRG_PG15_Pos)

#define	PWR_PUCRG_PG15 PWR_PUCRG_PG15_Msk

#define	PWR_PUCRG_PG14_Pos (14U)

#define	PWR_PUCRG_PG14_Msk (0x1UL << PWR_PUCRG_PG14_Pos)

#define	PWR_PUCRG_PG14 PWR_PUCRG_PG14_Msk

#define	PWR_PUCRG_PG13_Pos (13U)

#define	PWR_PUCRG_PG13_Msk (0x1UL << PWR_PUCRG_PG13_Pos)

#define	PWR_PUCRG_PG13 PWR_PUCRG_PG13_Msk

#define	PWR_PUCRG_PG12_Pos (12U)

#define	PWR_PUCRG_PG12_Msk (0x1UL << PWR_PUCRG_PG12_Pos)

#define	PWR_PUCRG_PG12 PWR_PUCRG_PG12_Msk

#define	PWR_PUCRG_PG11_Pos (11U)

#define	PWR_PUCRG_PG11_Msk (0x1UL << PWR_PUCRG_PG11_Pos)

#define	PWR_PUCRG_PG11 PWR_PUCRG_PG11_Msk

#define	PWR_PUCRG_PG10_Pos (10U)

#define	PWR_PUCRG_PG10_Msk (0x1UL << PWR_PUCRG_PG10_Pos)

#define	PWR_PUCRG_PG10 PWR_PUCRG_PG10_Msk

#define	PWR_PUCRG_PG9_Pos (9U)

#define	PWR_PUCRG_PG9_Msk (0x1UL << PWR_PUCRG_PG9_Pos)

#define	PWR_PUCRG_PG9 PWR_PUCRG_PG9_Msk

#define	PWR_PUCRG_PG8_Pos (8U)

#define	PWR_PUCRG_PG8_Msk (0x1UL << PWR_PUCRG_PG8_Pos)

#define	PWR_PUCRG_PG8 PWR_PUCRG_PG8_Msk

#define	PWR_PUCRG_PG7_Pos (7U)

#define	PWR_PUCRG_PG7_Msk (0x1UL << PWR_PUCRG_PG7_Pos)

#define	PWR_PUCRG_PG7 PWR_PUCRG_PG7_Msk

#define	PWR_PUCRG_PG6_Pos (6U)

#define	PWR_PUCRG_PG6_Msk (0x1UL << PWR_PUCRG_PG6_Pos)

#define	PWR_PUCRG_PG6 PWR_PUCRG_PG6_Msk

#define	PWR_PUCRG_PG5_Pos (5U)

#define	PWR_PUCRG_PG5_Msk (0x1UL << PWR_PUCRG_PG5_Pos)

#define	PWR_PUCRG_PG5 PWR_PUCRG_PG5_Msk

#define	PWR_PUCRG_PG4_Pos (4U)

#define	PWR_PUCRG_PG4_Msk (0x1UL << PWR_PUCRG_PG4_Pos)

#define	PWR_PUCRG_PG4 PWR_PUCRG_PG4_Msk

#define	PWR_PUCRG_PG3_Pos (3U)

#define	PWR_PUCRG_PG3_Msk (0x1UL << PWR_PUCRG_PG3_Pos)

#define	PWR_PUCRG_PG3 PWR_PUCRG_PG3_Msk

#define	PWR_PUCRG_PG2_Pos (2U)

#define	PWR_PUCRG_PG2_Msk (0x1UL << PWR_PUCRG_PG2_Pos)

#define	PWR_PUCRG_PG2 PWR_PUCRG_PG2_Msk

#define	PWR_PUCRG_PG1_Pos (1U)

#define	PWR_PUCRG_PG1_Msk (0x1UL << PWR_PUCRG_PG1_Pos)

#define	PWR_PUCRG_PG1 PWR_PUCRG_PG1_Msk

#define	PWR_PUCRG_PG0_Pos (0U)

#define	PWR_PUCRG_PG0_Msk (0x1UL << PWR_PUCRG_PG0_Pos)

#define	PWR_PUCRG_PG0 PWR_PUCRG_PG0_Msk

#define	PWR_PDCRG_PG10_Pos (10U)

#define	PWR_PDCRG_PG10_Msk (0x1UL << PWR_PDCRG_PG10_Pos)

#define	PWR_PDCRG_PG10 PWR_PDCRG_PG10_Msk

#define	PWR_PDCRG_PG9_Pos (9U)

#define	PWR_PDCRG_PG9_Msk (0x1UL << PWR_PDCRG_PG9_Pos)

#define	PWR_PDCRG_PG9 PWR_PDCRG_PG9_Msk

#define	PWR_PDCRG_PG8_Pos (8U)

#define	PWR_PDCRG_PG8_Msk (0x1UL << PWR_PDCRG_PG8_Pos)

#define	PWR_PDCRG_PG8 PWR_PDCRG_PG8_Msk

#define	PWR_PDCRG_PG7_Pos (7U)

#define	PWR_PDCRG_PG7_Msk (0x1UL << PWR_PDCRG_PG7_Pos)

#define	PWR_PDCRG_PG7 PWR_PDCRG_PG7_Msk

#define	PWR_PDCRG_PG6_Pos (6U)

#define	PWR_PDCRG_PG6_Msk (0x1UL << PWR_PDCRG_PG6_Pos)

#define	PWR_PDCRG_PG6 PWR_PDCRG_PG6_Msk

#define	PWR_PDCRG_PG5_Pos (5U)

#define	PWR_PDCRG_PG5_Msk (0x1UL << PWR_PDCRG_PG5_Pos)

#define	PWR_PDCRG_PG5 PWR_PDCRG_PG5_Msk

#define	PWR_PDCRG_PG4_Pos (4U)

#define	PWR_PDCRG_PG4_Msk (0x1UL << PWR_PDCRG_PG4_Pos)

#define	PWR_PDCRG_PG4 PWR_PDCRG_PG4_Msk

#define	PWR_PDCRG_PG3_Pos (3U)

#define	PWR_PDCRG_PG3_Msk (0x1UL << PWR_PDCRG_PG3_Pos)

#define	PWR_PDCRG_PG3 PWR_PDCRG_PG3_Msk

#define	PWR_PDCRG_PG2_Pos (2U)

#define	PWR_PDCRG_PG2_Msk (0x1UL << PWR_PDCRG_PG2_Pos)

#define	PWR_PDCRG_PG2 PWR_PDCRG_PG2_Msk

#define	PWR_PDCRG_PG1_Pos (1U)

#define	PWR_PDCRG_PG1_Msk (0x1UL << PWR_PDCRG_PG1_Pos)

#define	PWR_PDCRG_PG1 PWR_PDCRG_PG1_Msk

#define	PWR_PDCRG_PG0_Pos (0U)

#define	PWR_PDCRG_PG0_Msk (0x1UL << PWR_PDCRG_PG0_Pos)

#define	PWR_PDCRG_PG0 PWR_PDCRG_PG0_Msk

#define	PWR_CR5_R1MODE_Pos (8U)

#define	PWR_CR5_R1MODE_Msk (0x1U << PWR_CR5_R1MODE_Pos)

#define	PWR_CR5_R1MODE PWR_CR5_R1MODE_Msk

#define	QUADSPI_CR_EN_Pos (0U)

#define	QUADSPI_CR_EN_Msk (0x1UL << QUADSPI_CR_EN_Pos)

#define	QUADSPI_CR_EN QUADSPI_CR_EN_Msk

#define	QUADSPI_CR_ABORT_Pos (1U)

#define	QUADSPI_CR_ABORT_Msk (0x1UL << QUADSPI_CR_ABORT_Pos)

#define	QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk

#define	QUADSPI_CR_DMAEN_Pos (2U)

#define	QUADSPI_CR_DMAEN_Msk (0x1UL << QUADSPI_CR_DMAEN_Pos)

#define	QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk

#define	QUADSPI_CR_TCEN_Pos (3U)

#define	QUADSPI_CR_TCEN_Msk (0x1UL << QUADSPI_CR_TCEN_Pos)

#define	QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk

#define	QUADSPI_CR_SSHIFT_Pos (4U)

#define	QUADSPI_CR_SSHIFT_Msk (0x1UL << QUADSPI_CR_SSHIFT_Pos)

#define	QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk

#define	QUADSPI_CR_DFM_Pos (6U)

#define	QUADSPI_CR_DFM_Msk (0x1UL << QUADSPI_CR_DFM_Pos)

#define	QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk

#define	QUADSPI_CR_FSEL_Pos (7U)

#define	QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos)

#define	QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk

#define	QUADSPI_CR_FTHRES_Pos (8U)

#define	QUADSPI_CR_FTHRES_Msk (0xFUL << QUADSPI_CR_FTHRES_Pos)

#define	QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk

#define	QUADSPI_CR_TEIE_Pos (16U)

#define	QUADSPI_CR_TEIE_Msk (0x1UL << QUADSPI_CR_TEIE_Pos)

#define	QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk

#define	QUADSPI_CR_TCIE_Pos (17U)

#define	QUADSPI_CR_TCIE_Msk (0x1UL << QUADSPI_CR_TCIE_Pos)

#define	QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk

#define	QUADSPI_CR_FTIE_Pos (18U)

#define	QUADSPI_CR_FTIE_Msk (0x1UL << QUADSPI_CR_FTIE_Pos)

#define	QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk

#define	QUADSPI_CR_SMIE_Pos (19U)

#define	QUADSPI_CR_SMIE_Msk (0x1UL << QUADSPI_CR_SMIE_Pos)

#define	QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk

#define	QUADSPI_CR_TOIE_Pos (20U)

#define	QUADSPI_CR_TOIE_Msk (0x1UL << QUADSPI_CR_TOIE_Pos)

#define	QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk

#define	QUADSPI_CR_APMS_Pos (22U)

#define	QUADSPI_CR_APMS_Msk (0x1UL << QUADSPI_CR_APMS_Pos)

#define	QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk

#define	QUADSPI_CR_PMM_Pos (23U)

#define	QUADSPI_CR_PMM_Msk (0x1UL << QUADSPI_CR_PMM_Pos)

#define	QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk

#define	QUADSPI_CR_PRESCALER_Pos (24U)

#define	QUADSPI_CR_PRESCALER_Msk (0xFFUL << QUADSPI_CR_PRESCALER_Pos)

#define	QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk

#define	QUADSPI_DCR_CKMODE_Pos (0U)

#define	QUADSPI_DCR_CKMODE_Msk (0x1UL << QUADSPI_DCR_CKMODE_Pos)

#define	QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk

#define	QUADSPI_DCR_CSHT_Pos (8U)

#define	QUADSPI_DCR_CSHT_Msk (0x7UL << QUADSPI_DCR_CSHT_Pos)

#define	QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk

#define	QUADSPI_DCR_CSHT_0 (0x1UL << QUADSPI_DCR_CSHT_Pos)

#define	QUADSPI_DCR_CSHT_1 (0x2UL << QUADSPI_DCR_CSHT_Pos)

#define	QUADSPI_DCR_CSHT_2 (0x4UL << QUADSPI_DCR_CSHT_Pos)

#define	QUADSPI_DCR_FSIZE_Pos (16U)

#define	QUADSPI_DCR_FSIZE_Msk (0x1FUL << QUADSPI_DCR_FSIZE_Pos)

#define	QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk

#define	QUADSPI_SR_TEF_Pos (0U)

#define	QUADSPI_SR_TEF_Msk (0x1UL << QUADSPI_SR_TEF_Pos)

#define	QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk

#define	QUADSPI_SR_TCF_Pos (1U)

#define	QUADSPI_SR_TCF_Msk (0x1UL << QUADSPI_SR_TCF_Pos)

#define	QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk

#define	QUADSPI_SR_FTF_Pos (2U)

#define	QUADSPI_SR_FTF_Msk (0x1UL << QUADSPI_SR_FTF_Pos)

#define	QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk

#define	QUADSPI_SR_SMF_Pos (3U)

#define	QUADSPI_SR_SMF_Msk (0x1UL << QUADSPI_SR_SMF_Pos)

#define	QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk

#define	QUADSPI_SR_TOF_Pos (4U)

#define	QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos)

#define	QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk

#define	QUADSPI_SR_BUSY_Pos (5U)

#define	QUADSPI_SR_BUSY_Msk (0x1UL << QUADSPI_SR_BUSY_Pos)

#define	QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk

#define	QUADSPI_SR_FLEVEL_Pos (8U)

#define	QUADSPI_SR_FLEVEL_Msk (0x1FUL << QUADSPI_SR_FLEVEL_Pos)

#define	QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk

#define	QUADSPI_FCR_CTEF_Pos (0U)

#define	QUADSPI_FCR_CTEF_Msk (0x1UL << QUADSPI_FCR_CTEF_Pos)

#define	QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk

#define	QUADSPI_FCR_CTCF_Pos (1U)

#define	QUADSPI_FCR_CTCF_Msk (0x1UL << QUADSPI_FCR_CTCF_Pos)

#define	QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk

#define	QUADSPI_FCR_CSMF_Pos (3U)

#define	QUADSPI_FCR_CSMF_Msk (0x1UL << QUADSPI_FCR_CSMF_Pos)

#define	QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk

#define	QUADSPI_FCR_CTOF_Pos (4U)

#define	QUADSPI_FCR_CTOF_Msk (0x1UL << QUADSPI_FCR_CTOF_Pos)

#define	QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk

#define	QUADSPI_DLR_DL_Pos (0U)

#define	QUADSPI_DLR_DL_Msk (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos)

#define	QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk

#define	QUADSPI_CCR_INSTRUCTION_Pos (0U)

#define	QUADSPI_CCR_INSTRUCTION_Msk (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos)

#define	QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk

#define	QUADSPI_CCR_IMODE_Pos (8U)

#define	QUADSPI_CCR_IMODE_Msk (0x3UL << QUADSPI_CCR_IMODE_Pos)

#define	QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk

#define	QUADSPI_CCR_IMODE_0 (0x1UL << QUADSPI_CCR_IMODE_Pos)

#define	QUADSPI_CCR_IMODE_1 (0x2UL << QUADSPI_CCR_IMODE_Pos)

#define	QUADSPI_CCR_ADMODE_Pos (10U)

#define	QUADSPI_CCR_ADMODE_Msk (0x3UL << QUADSPI_CCR_ADMODE_Pos)

#define	QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk

#define	QUADSPI_CCR_ADMODE_0 (0x1UL << QUADSPI_CCR_ADMODE_Pos)

#define	QUADSPI_CCR_ADMODE_1 (0x2UL << QUADSPI_CCR_ADMODE_Pos)

#define	QUADSPI_CCR_ADSIZE_Pos (12U)

#define	QUADSPI_CCR_ADSIZE_Msk (0x3UL << QUADSPI_CCR_ADSIZE_Pos)

#define	QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk

#define	QUADSPI_CCR_ADSIZE_0 (0x1UL << QUADSPI_CCR_ADSIZE_Pos)

#define	QUADSPI_CCR_ADSIZE_1 (0x2UL << QUADSPI_CCR_ADSIZE_Pos)

#define	QUADSPI_CCR_ABMODE_Pos (14U)

#define	QUADSPI_CCR_ABMODE_Msk (0x3UL << QUADSPI_CCR_ABMODE_Pos)

#define	QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk

#define	QUADSPI_CCR_ABMODE_0 (0x1UL << QUADSPI_CCR_ABMODE_Pos)

#define	QUADSPI_CCR_ABMODE_1 (0x2UL << QUADSPI_CCR_ABMODE_Pos)

#define	QUADSPI_CCR_ABSIZE_Pos (16U)

#define	QUADSPI_CCR_ABSIZE_Msk (0x3UL << QUADSPI_CCR_ABSIZE_Pos)

#define	QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk

#define	QUADSPI_CCR_ABSIZE_0 (0x1UL << QUADSPI_CCR_ABSIZE_Pos)

#define	QUADSPI_CCR_ABSIZE_1 (0x2UL << QUADSPI_CCR_ABSIZE_Pos)

#define	QUADSPI_CCR_DCYC_Pos (18U)

#define	QUADSPI_CCR_DCYC_Msk (0x1FUL << QUADSPI_CCR_DCYC_Pos)

#define	QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk

#define	QUADSPI_CCR_DMODE_Pos (24U)

#define	QUADSPI_CCR_DMODE_Msk (0x3UL << QUADSPI_CCR_DMODE_Pos)

#define	QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk

#define	QUADSPI_CCR_DMODE_0 (0x1UL << QUADSPI_CCR_DMODE_Pos)

#define	QUADSPI_CCR_DMODE_1 (0x2UL << QUADSPI_CCR_DMODE_Pos)

#define	QUADSPI_CCR_FMODE_Pos (26U)

#define	QUADSPI_CCR_FMODE_Msk (0x3UL << QUADSPI_CCR_FMODE_Pos)

#define	QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk

#define	QUADSPI_CCR_FMODE_0 (0x1UL << QUADSPI_CCR_FMODE_Pos)

#define	QUADSPI_CCR_FMODE_1 (0x2UL << QUADSPI_CCR_FMODE_Pos)

#define	QUADSPI_CCR_SIOO_Pos (28U)

#define	QUADSPI_CCR_SIOO_Msk (0x1UL << QUADSPI_CCR_SIOO_Pos)

#define	QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk

#define	QUADSPI_CCR_DHHC_Pos (30U)

#define	QUADSPI_CCR_DHHC_Msk (0x1UL << QUADSPI_CCR_DHHC_Pos)

#define	QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk

#define	QUADSPI_CCR_DDRM_Pos (31U)

#define	QUADSPI_CCR_DDRM_Msk (0x1UL << QUADSPI_CCR_DDRM_Pos)

#define	QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk

#define	QUADSPI_AR_ADDRESS_Pos (0U)

#define	QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos)

#define	QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk

#define	QUADSPI_ABR_ALTERNATE_Pos (0U)

#define	QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos)

#define	QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk

#define	QUADSPI_DR_DATA_Pos (0U)

#define	QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos)

#define	QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk

#define	QUADSPI_PSMKR_MASK_Pos (0U)

#define	QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos)

#define	QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk

#define	QUADSPI_PSMAR_MATCH_Pos (0U)

#define	QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos)

#define	QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk

#define	QUADSPI_PIR_INTERVAL_Pos (0U)

#define	QUADSPI_PIR_INTERVAL_Msk (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos)

#define	QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk

#define	QUADSPI_LPTR_TIMEOUT_Pos (0U)

#define	QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos)

#define	QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk

#define	RCC_HSI48_SUPPORT

#define	RCC_PLLP_DIV_2_31_SUPPORT

#define	RCC_CR_HSION_Pos (8U)

#define	RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos)

#define	RCC_CR_HSION RCC_CR_HSION_Msk

#define	RCC_CR_HSIKERON_Pos (9U)

#define	RCC_CR_HSIKERON_Msk (0x1UL << RCC_CR_HSIKERON_Pos)

#define	RCC_CR_HSIKERON RCC_CR_HSIKERON_Msk

#define	RCC_CR_HSIRDY_Pos (10U)

#define	RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos)

#define	RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk

#define	RCC_CR_HSEON_Pos (16U)

#define	RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos)

#define	RCC_CR_HSEON RCC_CR_HSEON_Msk

#define	RCC_CR_HSERDY_Pos (17U)

#define	RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos)

#define	RCC_CR_HSERDY RCC_CR_HSERDY_Msk

#define	RCC_CR_HSEBYP_Pos (18U)

#define	RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos)

#define	RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk

#define	RCC_CR_CSSON_Pos (19U)

#define	RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos)

#define	RCC_CR_CSSON RCC_CR_CSSON_Msk

#define	RCC_CR_PLLON_Pos (24U)

#define	RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos)

#define	RCC_CR_PLLON RCC_CR_PLLON_Msk

#define	RCC_CR_PLLRDY_Pos (25U)

#define	RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos)

#define	RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk

#define	RCC_ICSCR_HSICAL_Pos (16U)

#define	RCC_ICSCR_HSICAL_Msk (0xFFUL << RCC_ICSCR_HSICAL_Pos)

#define	RCC_ICSCR_HSICAL RCC_ICSCR_HSICAL_Msk

#define	RCC_ICSCR_HSICAL_0 (0x01UL << RCC_ICSCR_HSICAL_Pos)

#define	RCC_ICSCR_HSICAL_1 (0x02UL << RCC_ICSCR_HSICAL_Pos)

#define	RCC_ICSCR_HSICAL_2 (0x04UL << RCC_ICSCR_HSICAL_Pos)

#define	RCC_ICSCR_HSICAL_3 (0x08UL << RCC_ICSCR_HSICAL_Pos)

#define	RCC_ICSCR_HSICAL_4 (0x10UL << RCC_ICSCR_HSICAL_Pos)

#define	RCC_ICSCR_HSICAL_5 (0x20UL << RCC_ICSCR_HSICAL_Pos)

#define	RCC_ICSCR_HSICAL_6 (0x40UL << RCC_ICSCR_HSICAL_Pos)

#define	RCC_ICSCR_HSICAL_7 (0x80UL << RCC_ICSCR_HSICAL_Pos)

#define	RCC_ICSCR_HSITRIM_Pos (24U)

#define	RCC_ICSCR_HSITRIM_Msk (0x7FUL << RCC_ICSCR_HSITRIM_Pos)

#define	RCC_ICSCR_HSITRIM RCC_ICSCR_HSITRIM_Msk

#define	RCC_ICSCR_HSITRIM_0 (0x01UL << RCC_ICSCR_HSITRIM_Pos)

#define	RCC_ICSCR_HSITRIM_1 (0x02UL << RCC_ICSCR_HSITRIM_Pos)

#define	RCC_ICSCR_HSITRIM_2 (0x04UL << RCC_ICSCR_HSITRIM_Pos)

#define	RCC_ICSCR_HSITRIM_3 (0x08UL << RCC_ICSCR_HSITRIM_Pos)

#define	RCC_ICSCR_HSITRIM_4 (0x10UL << RCC_ICSCR_HSITRIM_Pos)

#define	RCC_ICSCR_HSITRIM_5 (0x20UL << RCC_ICSCR_HSITRIM_Pos)

#define	RCC_ICSCR_HSITRIM_6 (0x40UL << RCC_ICSCR_HSITRIM_Pos)

#define	RCC_CFGR_SW_Pos (0U)

#define	RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos)

#define	RCC_CFGR_SW RCC_CFGR_SW_Msk

#define	RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos)

#define	RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos)

#define	RCC_CFGR_SW_HSI (0x00000001U)

#define	RCC_CFGR_SW_HSE (0x00000002U)

#define	RCC_CFGR_SW_PLL (0x00000003U)

#define	RCC_CFGR_SWS_Pos (2U)

#define	RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos)

#define	RCC_CFGR_SWS RCC_CFGR_SWS_Msk

#define	RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos)

#define	RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos)

#define	RCC_CFGR_SWS_HSI (0x00000004U)

#define	RCC_CFGR_SWS_HSE (0x00000008U)

#define	RCC_CFGR_SWS_PLL (0x0000000CU)

#define	RCC_CFGR_HPRE_Pos (4U)

#define	RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos)

#define	RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk

#define	RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos)

#define	RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos)

#define	RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos)

#define	RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos)

#define	RCC_CFGR_HPRE_DIV1 (0x00000000U)

#define	RCC_CFGR_HPRE_DIV2 (0x00000080U)

#define	RCC_CFGR_HPRE_DIV4 (0x00000090U)

#define	RCC_CFGR_HPRE_DIV8 (0x000000A0U)

#define	RCC_CFGR_HPRE_DIV16 (0x000000B0U)

#define	RCC_CFGR_HPRE_DIV64 (0x000000C0U)

#define	RCC_CFGR_HPRE_DIV128 (0x000000D0U)

#define	RCC_CFGR_HPRE_DIV256 (0x000000E0U)

#define	RCC_CFGR_HPRE_DIV512 (0x000000F0U)

#define	RCC_CFGR_PPRE1_Pos (8U)

#define	RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos)

#define	RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk

#define	RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos)

#define	RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos)

#define	RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos)

#define	RCC_CFGR_PPRE1_DIV1 (0x00000000U)

#define	RCC_CFGR_PPRE1_DIV2 (0x00000400U)

#define	RCC_CFGR_PPRE1_DIV4 (0x00000500U)

#define	RCC_CFGR_PPRE1_DIV8 (0x00000600U)

#define	RCC_CFGR_PPRE1_DIV16 (0x00000700U)

#define	RCC_CFGR_PPRE2_Pos (11U)

#define	RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos)

#define	RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk

#define	RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos)

#define	RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos)

#define	RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos)

#define	RCC_CFGR_PPRE2_DIV1 (0x00000000U)

#define	RCC_CFGR_PPRE2_DIV2 (0x00002000U)

#define	RCC_CFGR_PPRE2_DIV4 (0x00002800U)

#define	RCC_CFGR_PPRE2_DIV8 (0x00003000U)

#define	RCC_CFGR_PPRE2_DIV16 (0x00003800U)

#define	RCC_CFGR_MCOSEL_Pos (24U)

#define	RCC_CFGR_MCOSEL_Msk (0xFUL << RCC_CFGR_MCOSEL_Pos)

#define	RCC_CFGR_MCOSEL RCC_CFGR_MCOSEL_Msk

#define	RCC_CFGR_MCOSEL_0 (0x1UL << RCC_CFGR_MCOSEL_Pos)

#define	RCC_CFGR_MCOSEL_1 (0x2UL << RCC_CFGR_MCOSEL_Pos)

#define	RCC_CFGR_MCOSEL_2 (0x4UL << RCC_CFGR_MCOSEL_Pos)

#define	RCC_CFGR_MCOSEL_3 (0x8UL << RCC_CFGR_MCOSEL_Pos)

#define	RCC_CFGR_MCOPRE_Pos (28U)

#define	RCC_CFGR_MCOPRE_Msk (0x7UL << RCC_CFGR_MCOPRE_Pos)

#define	RCC_CFGR_MCOPRE RCC_CFGR_MCOPRE_Msk

#define	RCC_CFGR_MCOPRE_0 (0x1UL << RCC_CFGR_MCOPRE_Pos)

#define	RCC_CFGR_MCOPRE_1 (0x2UL << RCC_CFGR_MCOPRE_Pos)

#define	RCC_CFGR_MCOPRE_2 (0x4UL << RCC_CFGR_MCOPRE_Pos)

#define	RCC_CFGR_MCOPRE_DIV1 (0x00000000U)

#define	RCC_CFGR_MCOPRE_DIV2 (0x10000000U)

#define	RCC_CFGR_MCOPRE_DIV4 (0x20000000U)

#define	RCC_CFGR_MCOPRE_DIV8 (0x30000000U)

#define	RCC_CFGR_MCOPRE_DIV16 (0x40000000U)

#define	RCC_CFGR_MCO_PRE RCC_CFGR_MCOPRE

#define	RCC_CFGR_MCO_PRE_1 RCC_CFGR_MCOPRE_DIV1

#define	RCC_CFGR_MCO_PRE_2 RCC_CFGR_MCOPRE_DIV2

#define	RCC_CFGR_MCO_PRE_4 RCC_CFGR_MCOPRE_DIV4

#define	RCC_CFGR_MCO_PRE_8 RCC_CFGR_MCOPRE_DIV8

#define	RCC_CFGR_MCO_PRE_16 RCC_CFGR_MCOPRE_DIV16

#define	RCC_PLLCFGR_PLLSRC_Pos (0U)

#define	RCC_PLLCFGR_PLLSRC_Msk (0x3UL << RCC_PLLCFGR_PLLSRC_Pos)

#define	RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk

#define	RCC_PLLCFGR_PLLSRC_0 (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)

#define	RCC_PLLCFGR_PLLSRC_1 (0x2UL << RCC_PLLCFGR_PLLSRC_Pos)

#define	RCC_PLLCFGR_PLLSRC_HSI_Pos (1U)

#define	RCC_PLLCFGR_PLLSRC_HSI_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSI_Pos)

#define	RCC_PLLCFGR_PLLSRC_HSI RCC_PLLCFGR_PLLSRC_HSI_Msk

#define	RCC_PLLCFGR_PLLSRC_HSE_Pos (0U)

#define	RCC_PLLCFGR_PLLSRC_HSE_Msk (0x3UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)

#define	RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk

#define	RCC_PLLCFGR_PLLM_Pos (4U)

#define	RCC_PLLCFGR_PLLM_Msk (0xFUL << RCC_PLLCFGR_PLLM_Pos)

#define	RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk

#define	RCC_PLLCFGR_PLLM_0 (0x1UL << RCC_PLLCFGR_PLLM_Pos)

#define	RCC_PLLCFGR_PLLM_1 (0x2UL << RCC_PLLCFGR_PLLM_Pos)

#define	RCC_PLLCFGR_PLLM_2 (0x4UL << RCC_PLLCFGR_PLLM_Pos)

#define	RCC_PLLCFGR_PLLM_3 (0x8UL << RCC_PLLCFGR_PLLM_Pos)

#define	RCC_PLLCFGR_PLLN_Pos (8U)

#define	RCC_PLLCFGR_PLLN_Msk (0x7FUL << RCC_PLLCFGR_PLLN_Pos)

#define	RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk

#define	RCC_PLLCFGR_PLLN_0 (0x01UL << RCC_PLLCFGR_PLLN_Pos)

#define	RCC_PLLCFGR_PLLN_1 (0x02UL << RCC_PLLCFGR_PLLN_Pos)

#define	RCC_PLLCFGR_PLLN_2 (0x04UL << RCC_PLLCFGR_PLLN_Pos)

#define	RCC_PLLCFGR_PLLN_3 (0x08UL << RCC_PLLCFGR_PLLN_Pos)

#define	RCC_PLLCFGR_PLLN_4 (0x10UL << RCC_PLLCFGR_PLLN_Pos)

#define	RCC_PLLCFGR_PLLN_5 (0x20UL << RCC_PLLCFGR_PLLN_Pos)

#define	RCC_PLLCFGR_PLLN_6 (0x40UL << RCC_PLLCFGR_PLLN_Pos)

#define	RCC_PLLCFGR_PLLPEN_Pos (16U)

#define	RCC_PLLCFGR_PLLPEN_Msk (0x1UL << RCC_PLLCFGR_PLLPEN_Pos)

#define	RCC_PLLCFGR_PLLPEN RCC_PLLCFGR_PLLPEN_Msk

#define	RCC_PLLCFGR_PLLP_Pos (17U)

#define	RCC_PLLCFGR_PLLP_Msk (0x1UL << RCC_PLLCFGR_PLLP_Pos)

#define	RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk

#define	RCC_PLLCFGR_PLLQEN_Pos (20U)

#define	RCC_PLLCFGR_PLLQEN_Msk (0x1UL << RCC_PLLCFGR_PLLQEN_Pos)

#define	RCC_PLLCFGR_PLLQEN RCC_PLLCFGR_PLLQEN_Msk

#define	RCC_PLLCFGR_PLLQ_Pos (21U)

#define	RCC_PLLCFGR_PLLQ_Msk (0x3UL << RCC_PLLCFGR_PLLQ_Pos)

#define	RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk

#define	RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos)

#define	RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos)

#define	RCC_PLLCFGR_PLLREN_Pos (24U)

#define	RCC_PLLCFGR_PLLREN_Msk (0x1UL << RCC_PLLCFGR_PLLREN_Pos)

#define	RCC_PLLCFGR_PLLREN RCC_PLLCFGR_PLLREN_Msk

#define	RCC_PLLCFGR_PLLR_Pos (25U)

#define	RCC_PLLCFGR_PLLR_Msk (0x3UL << RCC_PLLCFGR_PLLR_Pos)

#define	RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk

#define	RCC_PLLCFGR_PLLR_0 (0x1UL << RCC_PLLCFGR_PLLR_Pos)

#define	RCC_PLLCFGR_PLLR_1 (0x2UL << RCC_PLLCFGR_PLLR_Pos)

#define	RCC_PLLCFGR_PLLPDIV_Pos (27U)

#define	RCC_PLLCFGR_PLLPDIV_Msk (0x1FUL << RCC_PLLCFGR_PLLPDIV_Pos)

#define	RCC_PLLCFGR_PLLPDIV RCC_PLLCFGR_PLLPDIV_Msk

#define	RCC_PLLCFGR_PLLPDIV_0 (0x01UL << RCC_PLLCFGR_PLLPDIV_Pos)

#define	RCC_PLLCFGR_PLLPDIV_1 (0x02UL << RCC_PLLCFGR_PLLPDIV_Pos)

#define	RCC_PLLCFGR_PLLPDIV_2 (0x04UL << RCC_PLLCFGR_PLLPDIV_Pos)

#define	RCC_PLLCFGR_PLLPDIV_3 (0x08UL << RCC_PLLCFGR_PLLPDIV_Pos)

#define	RCC_PLLCFGR_PLLPDIV_4 (0x10UL << RCC_PLLCFGR_PLLPDIV_Pos)

#define	RCC_CIER_LSIRDYIE_Pos (0U)

#define	RCC_CIER_LSIRDYIE_Msk (0x1UL << RCC_CIER_LSIRDYIE_Pos)

#define	RCC_CIER_LSIRDYIE RCC_CIER_LSIRDYIE_Msk

#define	RCC_CIER_LSERDYIE_Pos (1U)

#define	RCC_CIER_LSERDYIE_Msk (0x1UL << RCC_CIER_LSERDYIE_Pos)

#define	RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE_Msk

#define	RCC_CIER_HSIRDYIE_Pos (3U)

#define	RCC_CIER_HSIRDYIE_Msk (0x1UL << RCC_CIER_HSIRDYIE_Pos)

#define	RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE_Msk

#define	RCC_CIER_HSERDYIE_Pos (4U)

#define	RCC_CIER_HSERDYIE_Msk (0x1UL << RCC_CIER_HSERDYIE_Pos)

#define	RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE_Msk

#define	RCC_CIER_PLLRDYIE_Pos (5U)

#define	RCC_CIER_PLLRDYIE_Msk (0x1UL << RCC_CIER_PLLRDYIE_Pos)

#define	RCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE_Msk

#define	RCC_CIER_LSECSSIE_Pos (9U)

#define	RCC_CIER_LSECSSIE_Msk (0x1UL << RCC_CIER_LSECSSIE_Pos)

#define	RCC_CIER_LSECSSIE RCC_CIER_LSECSSIE_Msk

#define	RCC_CIER_HSI48RDYIE_Pos (10U)

#define	RCC_CIER_HSI48RDYIE_Msk (0x1UL << RCC_CIER_HSI48RDYIE_Pos)

#define	RCC_CIER_HSI48RDYIE RCC_CIER_HSI48RDYIE_Msk

#define	RCC_CIFR_LSIRDYF_Pos (0U)

#define	RCC_CIFR_LSIRDYF_Msk (0x1UL << RCC_CIFR_LSIRDYF_Pos)

#define	RCC_CIFR_LSIRDYF RCC_CIFR_LSIRDYF_Msk

#define	RCC_CIFR_LSERDYF_Pos (1U)

#define	RCC_CIFR_LSERDYF_Msk (0x1UL << RCC_CIFR_LSERDYF_Pos)

#define	RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF_Msk

#define	RCC_CIFR_HSIRDYF_Pos (3U)

#define	RCC_CIFR_HSIRDYF_Msk (0x1UL << RCC_CIFR_HSIRDYF_Pos)

#define	RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF_Msk

#define	RCC_CIFR_HSERDYF_Pos (4U)

#define	RCC_CIFR_HSERDYF_Msk (0x1UL << RCC_CIFR_HSERDYF_Pos)

#define	RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF_Msk

#define	RCC_CIFR_PLLRDYF_Pos (5U)

#define	RCC_CIFR_PLLRDYF_Msk (0x1UL << RCC_CIFR_PLLRDYF_Pos)

#define	RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF_Msk

#define	RCC_CIFR_CSSF_Pos (8U)

#define	RCC_CIFR_CSSF_Msk (0x1UL << RCC_CIFR_CSSF_Pos)

#define	RCC_CIFR_CSSF RCC_CIFR_CSSF_Msk

#define	RCC_CIFR_LSECSSF_Pos (9U)

#define	RCC_CIFR_LSECSSF_Msk (0x1UL << RCC_CIFR_LSECSSF_Pos)

#define	RCC_CIFR_LSECSSF RCC_CIFR_LSECSSF_Msk

#define	RCC_CIFR_HSI48RDYF_Pos (10U)

#define	RCC_CIFR_HSI48RDYF_Msk (0x1UL << RCC_CIFR_HSI48RDYF_Pos)

#define	RCC_CIFR_HSI48RDYF RCC_CIFR_HSI48RDYF_Msk

#define	RCC_CICR_LSIRDYC_Pos (0U)

#define	RCC_CICR_LSIRDYC_Msk (0x1UL << RCC_CICR_LSIRDYC_Pos)

#define	RCC_CICR_LSIRDYC RCC_CICR_LSIRDYC_Msk

#define	RCC_CICR_LSERDYC_Pos (1U)

#define	RCC_CICR_LSERDYC_Msk (0x1UL << RCC_CICR_LSERDYC_Pos)

#define	RCC_CICR_LSERDYC RCC_CICR_LSERDYC_Msk

#define	RCC_CICR_HSIRDYC_Pos (3U)

#define	RCC_CICR_HSIRDYC_Msk (0x1UL << RCC_CICR_HSIRDYC_Pos)

#define	RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC_Msk

#define	RCC_CICR_HSERDYC_Pos (4U)

#define	RCC_CICR_HSERDYC_Msk (0x1UL << RCC_CICR_HSERDYC_Pos)

#define	RCC_CICR_HSERDYC RCC_CICR_HSERDYC_Msk

#define	RCC_CICR_PLLRDYC_Pos (5U)

#define	RCC_CICR_PLLRDYC_Msk (0x1UL << RCC_CICR_PLLRDYC_Pos)

#define	RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC_Msk

#define	RCC_CICR_CSSC_Pos (8U)

#define	RCC_CICR_CSSC_Msk (0x1UL << RCC_CICR_CSSC_Pos)

#define	RCC_CICR_CSSC RCC_CICR_CSSC_Msk

#define	RCC_CICR_LSECSSC_Pos (9U)

#define	RCC_CICR_LSECSSC_Msk (0x1UL << RCC_CICR_LSECSSC_Pos)

#define	RCC_CICR_LSECSSC RCC_CICR_LSECSSC_Msk

#define	RCC_CICR_HSI48RDYC_Pos (10U)

#define	RCC_CICR_HSI48RDYC_Msk (0x1UL << RCC_CICR_HSI48RDYC_Pos)

#define	RCC_CICR_HSI48RDYC RCC_CICR_HSI48RDYC_Msk

#define	RCC_AHB1RSTR_DMA1RST_Pos (0U)

#define	RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)

#define	RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk

#define	RCC_AHB1RSTR_DMA2RST_Pos (1U)

#define	RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)

#define	RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk

#define	RCC_AHB1RSTR_DMAMUX1RST_Pos (2U)

#define	RCC_AHB1RSTR_DMAMUX1RST_Msk (0x1UL << RCC_AHB1RSTR_DMAMUX1RST_Pos)

#define	RCC_AHB1RSTR_DMAMUX1RST RCC_AHB1RSTR_DMAMUX1RST_Msk

#define	RCC_AHB1RSTR_CORDICRST_Pos (3U)

#define	RCC_AHB1RSTR_CORDICRST_Msk (0x1UL << RCC_AHB1RSTR_CORDICRST_Pos)

#define	RCC_AHB1RSTR_CORDICRST RCC_AHB1RSTR_CORDICRST_Msk

#define	RCC_AHB1RSTR_FMACRST_Pos (4U)

#define	RCC_AHB1RSTR_FMACRST_Msk (0x1UL << RCC_AHB1RSTR_FMACRST_Pos)

#define	RCC_AHB1RSTR_FMACRST RCC_AHB1RSTR_FMACRST_Msk

#define	RCC_AHB1RSTR_FLASHRST_Pos (8U)

#define	RCC_AHB1RSTR_FLASHRST_Msk (0x1UL << RCC_AHB1RSTR_FLASHRST_Pos)

#define	RCC_AHB1RSTR_FLASHRST RCC_AHB1RSTR_FLASHRST_Msk

#define	RCC_AHB1RSTR_CRCRST_Pos (12U)

#define	RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)

#define	RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk

#define	RCC_AHB2RSTR_GPIOARST_Pos (0U)

#define	RCC_AHB2RSTR_GPIOARST_Msk (0x1UL << RCC_AHB2RSTR_GPIOARST_Pos)

#define	RCC_AHB2RSTR_GPIOARST RCC_AHB2RSTR_GPIOARST_Msk

#define	RCC_AHB2RSTR_GPIOBRST_Pos (1U)

#define	RCC_AHB2RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOBRST_Pos)

#define	RCC_AHB2RSTR_GPIOBRST RCC_AHB2RSTR_GPIOBRST_Msk

#define	RCC_AHB2RSTR_GPIOCRST_Pos (2U)

#define	RCC_AHB2RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOCRST_Pos)

#define	RCC_AHB2RSTR_GPIOCRST RCC_AHB2RSTR_GPIOCRST_Msk

#define	RCC_AHB2RSTR_GPIODRST_Pos (3U)

#define	RCC_AHB2RSTR_GPIODRST_Msk (0x1UL << RCC_AHB2RSTR_GPIODRST_Pos)

#define	RCC_AHB2RSTR_GPIODRST RCC_AHB2RSTR_GPIODRST_Msk

#define	RCC_AHB2RSTR_GPIOERST_Pos (4U)

#define	RCC_AHB2RSTR_GPIOERST_Msk (0x1UL << RCC_AHB2RSTR_GPIOERST_Pos)

#define	RCC_AHB2RSTR_GPIOERST RCC_AHB2RSTR_GPIOERST_Msk

#define	RCC_AHB2RSTR_GPIOFRST_Pos (5U)

#define	RCC_AHB2RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOFRST_Pos)

#define	RCC_AHB2RSTR_GPIOFRST RCC_AHB2RSTR_GPIOFRST_Msk

#define	RCC_AHB2RSTR_GPIOGRST_Pos (6U)

#define	RCC_AHB2RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB2RSTR_GPIOGRST_Pos)

#define	RCC_AHB2RSTR_GPIOGRST RCC_AHB2RSTR_GPIOGRST_Msk

#define	RCC_AHB2RSTR_ADC12RST_Pos (13U)

#define	RCC_AHB2RSTR_ADC12RST_Msk (0x1UL << RCC_AHB2RSTR_ADC12RST_Pos)

#define	RCC_AHB2RSTR_ADC12RST RCC_AHB2RSTR_ADC12RST_Msk

#define	RCC_AHB2RSTR_ADC345RST_Pos (14U)

#define	RCC_AHB2RSTR_ADC345RST_Msk (0x1UL << RCC_AHB2RSTR_ADC345RST_Pos)

#define	RCC_AHB2RSTR_ADC345RST RCC_AHB2RSTR_ADC345RST_Msk

#define	RCC_AHB2RSTR_DAC1RST_Pos (16U)

#define	RCC_AHB2RSTR_DAC1RST_Msk (0x1UL << RCC_AHB2RSTR_DAC1RST_Pos)

#define	RCC_AHB2RSTR_DAC1RST RCC_AHB2RSTR_DAC1RST_Msk

#define	RCC_AHB2RSTR_DAC2RST_Pos (17U)

#define	RCC_AHB2RSTR_DAC2RST_Msk (0x1UL << RCC_AHB2RSTR_DAC2RST_Pos)

#define	RCC_AHB2RSTR_DAC2RST RCC_AHB2RSTR_DAC2RST_Msk

#define	RCC_AHB2RSTR_DAC3RST_Pos (18U)

#define	RCC_AHB2RSTR_DAC3RST_Msk (0x1UL << RCC_AHB2RSTR_DAC3RST_Pos)

#define	RCC_AHB2RSTR_DAC3RST RCC_AHB2RSTR_DAC3RST_Msk

#define	RCC_AHB2RSTR_DAC4RST_Pos (19U)

#define	RCC_AHB2RSTR_DAC4RST_Msk (0x1UL << RCC_AHB2RSTR_DAC4RST_Pos)

#define	RCC_AHB2RSTR_DAC4RST RCC_AHB2RSTR_DAC4RST_Msk

#define	RCC_AHB2RSTR_RNGRST_Pos (26U)

#define	RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)

#define	RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk

#define	RCC_AHB3RSTR_FMCRST_Pos (0U)

#define	RCC_AHB3RSTR_FMCRST_Msk (0x1UL << RCC_AHB3RSTR_FMCRST_Pos)

#define	RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk

#define	RCC_AHB3RSTR_QSPIRST_Pos (8U)

#define	RCC_AHB3RSTR_QSPIRST_Msk (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)

#define	RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk

#define	RCC_APB1RSTR1_TIM2RST_Pos (0U)

#define	RCC_APB1RSTR1_TIM2RST_Msk (0x1UL << RCC_APB1RSTR1_TIM2RST_Pos)

#define	RCC_APB1RSTR1_TIM2RST RCC_APB1RSTR1_TIM2RST_Msk

#define	RCC_APB1RSTR1_TIM3RST_Pos (1U)

#define	RCC_APB1RSTR1_TIM3RST_Msk (0x1UL << RCC_APB1RSTR1_TIM3RST_Pos)

#define	RCC_APB1RSTR1_TIM3RST RCC_APB1RSTR1_TIM3RST_Msk

#define	RCC_APB1RSTR1_TIM4RST_Pos (2U)

#define	RCC_APB1RSTR1_TIM4RST_Msk (0x1UL << RCC_APB1RSTR1_TIM4RST_Pos)

#define	RCC_APB1RSTR1_TIM4RST RCC_APB1RSTR1_TIM4RST_Msk

#define	RCC_APB1RSTR1_TIM5RST_Pos (3U)

#define	RCC_APB1RSTR1_TIM5RST_Msk (0x1UL << RCC_APB1RSTR1_TIM5RST_Pos)

#define	RCC_APB1RSTR1_TIM5RST RCC_APB1RSTR1_TIM5RST_Msk

#define	RCC_APB1RSTR1_TIM6RST_Pos (4U)

#define	RCC_APB1RSTR1_TIM6RST_Msk (0x1UL << RCC_APB1RSTR1_TIM6RST_Pos)

#define	RCC_APB1RSTR1_TIM6RST RCC_APB1RSTR1_TIM6RST_Msk

#define	RCC_APB1RSTR1_TIM7RST_Pos (5U)

#define	RCC_APB1RSTR1_TIM7RST_Msk (0x1UL << RCC_APB1RSTR1_TIM7RST_Pos)

#define	RCC_APB1RSTR1_TIM7RST RCC_APB1RSTR1_TIM7RST_Msk

#define	RCC_APB1RSTR1_CRSRST_Pos (8U)

#define	RCC_APB1RSTR1_CRSRST_Msk (0x1UL << RCC_APB1RSTR1_CRSRST_Pos)

#define	RCC_APB1RSTR1_CRSRST RCC_APB1RSTR1_CRSRST_Msk

#define	RCC_APB1RSTR1_SPI2RST_Pos (14U)

#define	RCC_APB1RSTR1_SPI2RST_Msk (0x1UL << RCC_APB1RSTR1_SPI2RST_Pos)

#define	RCC_APB1RSTR1_SPI2RST RCC_APB1RSTR1_SPI2RST_Msk

#define	RCC_APB1RSTR1_SPI3RST_Pos (15U)

#define	RCC_APB1RSTR1_SPI3RST_Msk (0x1UL << RCC_APB1RSTR1_SPI3RST_Pos)

#define	RCC_APB1RSTR1_SPI3RST RCC_APB1RSTR1_SPI3RST_Msk

#define	RCC_APB1RSTR1_USART2RST_Pos (17U)

#define	RCC_APB1RSTR1_USART2RST_Msk (0x1UL << RCC_APB1RSTR1_USART2RST_Pos)

#define	RCC_APB1RSTR1_USART2RST RCC_APB1RSTR1_USART2RST_Msk

#define	RCC_APB1RSTR1_USART3RST_Pos (18U)

#define	RCC_APB1RSTR1_USART3RST_Msk (0x1UL << RCC_APB1RSTR1_USART3RST_Pos)

#define	RCC_APB1RSTR1_USART3RST RCC_APB1RSTR1_USART3RST_Msk

#define	RCC_APB1RSTR1_UART4RST_Pos (19U)

#define	RCC_APB1RSTR1_UART4RST_Msk (0x1UL << RCC_APB1RSTR1_UART4RST_Pos)

#define	RCC_APB1RSTR1_UART4RST RCC_APB1RSTR1_UART4RST_Msk

#define	RCC_APB1RSTR1_UART5RST_Pos (20U)

#define	RCC_APB1RSTR1_UART5RST_Msk (0x1UL << RCC_APB1RSTR1_UART5RST_Pos)

#define	RCC_APB1RSTR1_UART5RST RCC_APB1RSTR1_UART5RST_Msk

#define	RCC_APB1RSTR1_I2C1RST_Pos (21U)

#define	RCC_APB1RSTR1_I2C1RST_Msk (0x1UL << RCC_APB1RSTR1_I2C1RST_Pos)

#define	RCC_APB1RSTR1_I2C1RST RCC_APB1RSTR1_I2C1RST_Msk

#define	RCC_APB1RSTR1_I2C2RST_Pos (22U)

#define	RCC_APB1RSTR1_I2C2RST_Msk (0x1UL << RCC_APB1RSTR1_I2C2RST_Pos)

#define	RCC_APB1RSTR1_I2C2RST RCC_APB1RSTR1_I2C2RST_Msk

#define	RCC_APB1RSTR1_USBRST_Pos (23U)

#define	RCC_APB1RSTR1_USBRST_Msk (0x1UL << RCC_APB1RSTR1_USBRST_Pos)

#define	RCC_APB1RSTR1_USBRST RCC_APB1RSTR1_USBRST_Msk

#define	RCC_APB1RSTR1_FDCANRST_Pos (25U)

#define	RCC_APB1RSTR1_FDCANRST_Msk (0x1UL << RCC_APB1RSTR1_FDCANRST_Pos)

#define	RCC_APB1RSTR1_FDCANRST RCC_APB1RSTR1_FDCANRST_Msk

#define	RCC_APB1RSTR1_PWRRST_Pos (28U)

#define	RCC_APB1RSTR1_PWRRST_Msk (0x1UL << RCC_APB1RSTR1_PWRRST_Pos)

#define	RCC_APB1RSTR1_PWRRST RCC_APB1RSTR1_PWRRST_Msk

#define	RCC_APB1RSTR1_I2C3RST_Pos (30U)

#define	RCC_APB1RSTR1_I2C3RST_Msk (0x1UL << RCC_APB1RSTR1_I2C3RST_Pos)

#define	RCC_APB1RSTR1_I2C3RST RCC_APB1RSTR1_I2C3RST_Msk

#define	RCC_APB1RSTR1_LPTIM1RST_Pos (31U)

#define	RCC_APB1RSTR1_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR1_LPTIM1RST_Pos)

#define	RCC_APB1RSTR1_LPTIM1RST RCC_APB1RSTR1_LPTIM1RST_Msk

#define	RCC_APB1RSTR2_LPUART1RST_Pos (0U)

#define	RCC_APB1RSTR2_LPUART1RST_Msk (0x1UL << RCC_APB1RSTR2_LPUART1RST_Pos)

#define	RCC_APB1RSTR2_LPUART1RST RCC_APB1RSTR2_LPUART1RST_Msk

#define	RCC_APB1RSTR2_I2C4RST_Pos (1U)

#define	RCC_APB1RSTR2_I2C4RST_Msk (0x1UL << RCC_APB1RSTR2_I2C4RST_Pos)

#define	RCC_APB1RSTR2_I2C4RST RCC_APB1RSTR2_I2C4RST_Msk

#define	RCC_APB1RSTR2_UCPD1RST_Pos (8U)

#define	RCC_APB1RSTR2_UCPD1RST_Msk (0x1UL << RCC_APB1RSTR2_UCPD1RST_Pos)

#define	RCC_APB1RSTR2_UCPD1RST RCC_APB1RSTR2_UCPD1RST_Msk

#define	RCC_APB2RSTR_SYSCFGRST_Pos (0U)

#define	RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos)

#define	RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk

#define	RCC_APB2RSTR_TIM1RST_Pos (11U)

#define	RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)

#define	RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk

#define	RCC_APB2RSTR_SPI1RST_Pos (12U)

#define	RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)

#define	RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk

#define	RCC_APB2RSTR_TIM8RST_Pos (13U)

#define	RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)

#define	RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk

#define	RCC_APB2RSTR_USART1RST_Pos (14U)

#define	RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos)

#define	RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk

#define	RCC_APB2RSTR_SPI4RST_Pos (15U)

#define	RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos)

#define	RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk

#define	RCC_APB2RSTR_TIM15RST_Pos (16U)

#define	RCC_APB2RSTR_TIM15RST_Msk (0x1UL << RCC_APB2RSTR_TIM15RST_Pos)

#define	RCC_APB2RSTR_TIM15RST RCC_APB2RSTR_TIM15RST_Msk

#define	RCC_APB2RSTR_TIM16RST_Pos (17U)

#define	RCC_APB2RSTR_TIM16RST_Msk (0x1UL << RCC_APB2RSTR_TIM16RST_Pos)

#define	RCC_APB2RSTR_TIM16RST RCC_APB2RSTR_TIM16RST_Msk

#define	RCC_APB2RSTR_TIM17RST_Pos (18U)

#define	RCC_APB2RSTR_TIM17RST_Msk (0x1UL << RCC_APB2RSTR_TIM17RST_Pos)

#define	RCC_APB2RSTR_TIM17RST RCC_APB2RSTR_TIM17RST_Msk

#define	RCC_APB2RSTR_TIM20RST_Pos (20U)

#define	RCC_APB2RSTR_TIM20RST_Msk (0x1UL << RCC_APB2RSTR_TIM20RST_Pos)

#define	RCC_APB2RSTR_TIM20RST RCC_APB2RSTR_TIM20RST_Msk

#define	RCC_APB2RSTR_SAI1RST_Pos (21U)

#define	RCC_APB2RSTR_SAI1RST_Msk (0x1UL << RCC_APB2RSTR_SAI1RST_Pos)

#define	RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk

#define	RCC_APB2RSTR_HRTIM1RST_Pos (26U)

#define	RCC_APB2RSTR_HRTIM1RST_Msk (0x1UL << RCC_APB2RSTR_HRTIM1RST_Pos)

#define	RCC_APB2RSTR_HRTIM1RST RCC_APB2RSTR_HRTIM1RST_Msk

#define	RCC_AHB1ENR_DMA1EN_Pos (0U)

#define	RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)

#define	RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk

#define	RCC_AHB1ENR_DMA2EN_Pos (1U)

#define	RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)

#define	RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk

#define	RCC_AHB1ENR_DMAMUX1EN_Pos (2U)

#define	RCC_AHB1ENR_DMAMUX1EN_Msk (0x1UL << RCC_AHB1ENR_DMAMUX1EN_Pos)

#define	RCC_AHB1ENR_DMAMUX1EN RCC_AHB1ENR_DMAMUX1EN_Msk

#define	RCC_AHB1ENR_CORDICEN_Pos (3U)

#define	RCC_AHB1ENR_CORDICEN_Msk (0x1UL << RCC_AHB1ENR_CORDICEN_Pos)

#define	RCC_AHB1ENR_CORDICEN RCC_AHB1ENR_CORDICEN_Msk

#define	RCC_AHB1ENR_FMACEN_Pos (4U)

#define	RCC_AHB1ENR_FMACEN_Msk (0x1UL << RCC_AHB1ENR_FMACEN_Pos)

#define	RCC_AHB1ENR_FMACEN RCC_AHB1ENR_FMACEN_Msk

#define	RCC_AHB1ENR_FLASHEN_Pos (8U)

#define	RCC_AHB1ENR_FLASHEN_Msk (0x1UL << RCC_AHB1ENR_FLASHEN_Pos)

#define	RCC_AHB1ENR_FLASHEN RCC_AHB1ENR_FLASHEN_Msk

#define	RCC_AHB1ENR_CRCEN_Pos (12U)

#define	RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos)

#define	RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk

#define	RCC_AHB2ENR_GPIOAEN_Pos (0U)

#define	RCC_AHB2ENR_GPIOAEN_Msk (0x1UL << RCC_AHB2ENR_GPIOAEN_Pos)

#define	RCC_AHB2ENR_GPIOAEN RCC_AHB2ENR_GPIOAEN_Msk

#define	RCC_AHB2ENR_GPIOBEN_Pos (1U)

#define	RCC_AHB2ENR_GPIOBEN_Msk (0x1UL << RCC_AHB2ENR_GPIOBEN_Pos)

#define	RCC_AHB2ENR_GPIOBEN RCC_AHB2ENR_GPIOBEN_Msk

#define	RCC_AHB2ENR_GPIOCEN_Pos (2U)

#define	RCC_AHB2ENR_GPIOCEN_Msk (0x1UL << RCC_AHB2ENR_GPIOCEN_Pos)

#define	RCC_AHB2ENR_GPIOCEN RCC_AHB2ENR_GPIOCEN_Msk

#define	RCC_AHB2ENR_GPIODEN_Pos (3U)

#define	RCC_AHB2ENR_GPIODEN_Msk (0x1UL << RCC_AHB2ENR_GPIODEN_Pos)

#define	RCC_AHB2ENR_GPIODEN RCC_AHB2ENR_GPIODEN_Msk

#define	RCC_AHB2ENR_GPIOEEN_Pos (4U)

#define	RCC_AHB2ENR_GPIOEEN_Msk (0x1UL << RCC_AHB2ENR_GPIOEEN_Pos)

#define	RCC_AHB2ENR_GPIOEEN RCC_AHB2ENR_GPIOEEN_Msk

#define	RCC_AHB2ENR_GPIOFEN_Pos (5U)

#define	RCC_AHB2ENR_GPIOFEN_Msk (0x1UL << RCC_AHB2ENR_GPIOFEN_Pos)

#define	RCC_AHB2ENR_GPIOFEN RCC_AHB2ENR_GPIOFEN_Msk

#define	RCC_AHB2ENR_GPIOGEN_Pos (6U)

#define	RCC_AHB2ENR_GPIOGEN_Msk (0x1UL << RCC_AHB2ENR_GPIOGEN_Pos)

#define	RCC_AHB2ENR_GPIOGEN RCC_AHB2ENR_GPIOGEN_Msk

#define	RCC_AHB2ENR_ADC12EN_Pos (13U)

#define	RCC_AHB2ENR_ADC12EN_Msk (0x1UL << RCC_AHB2ENR_ADC12EN_Pos)

#define	RCC_AHB2ENR_ADC12EN RCC_AHB2ENR_ADC12EN_Msk

#define	RCC_AHB2ENR_ADC345EN_Pos (14U)

#define	RCC_AHB2ENR_ADC345EN_Msk (0x1UL << RCC_AHB2ENR_ADC345EN_Pos)

#define	RCC_AHB2ENR_ADC345EN RCC_AHB2ENR_ADC345EN_Msk

#define	RCC_AHB2ENR_DAC1EN_Pos (16U)

#define	RCC_AHB2ENR_DAC1EN_Msk (0x1UL << RCC_AHB2ENR_DAC1EN_Pos)

#define	RCC_AHB2ENR_DAC1EN RCC_AHB2ENR_DAC1EN_Msk

#define	RCC_AHB2ENR_DAC2EN_Pos (17U)

#define	RCC_AHB2ENR_DAC2EN_Msk (0x1UL << RCC_AHB2ENR_DAC2EN_Pos)

#define	RCC_AHB2ENR_DAC2EN RCC_AHB2ENR_DAC2EN_Msk

#define	RCC_AHB2ENR_DAC3EN_Pos (18U)

#define	RCC_AHB2ENR_DAC3EN_Msk (0x1UL << RCC_AHB2ENR_DAC3EN_Pos)

#define	RCC_AHB2ENR_DAC3EN RCC_AHB2ENR_DAC3EN_Msk

#define	RCC_AHB2ENR_DAC4EN_Pos (19U)

#define	RCC_AHB2ENR_DAC4EN_Msk (0x1UL << RCC_AHB2ENR_DAC4EN_Pos)

#define	RCC_AHB2ENR_DAC4EN RCC_AHB2ENR_DAC4EN_Msk

#define	RCC_AHB2ENR_RNGEN_Pos (26U)

#define	RCC_AHB2ENR_RNGEN_Msk (0x1UL << RCC_AHB2ENR_RNGEN_Pos)

#define	RCC_AHB2ENR_RNGEN RCC_AHB2ENR_RNGEN_Msk

#define	RCC_AHB3ENR_FMCEN_Pos (0U)

#define	RCC_AHB3ENR_FMCEN_Msk (0x1UL << RCC_AHB3ENR_FMCEN_Pos)

#define	RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk

#define	RCC_AHB3ENR_QSPIEN_Pos (8U)

#define	RCC_AHB3ENR_QSPIEN_Msk (0x1UL << RCC_AHB3ENR_QSPIEN_Pos)

#define	RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk

#define	RCC_APB1ENR1_TIM2EN_Pos (0U)

#define	RCC_APB1ENR1_TIM2EN_Msk (0x1UL << RCC_APB1ENR1_TIM2EN_Pos)

#define	RCC_APB1ENR1_TIM2EN RCC_APB1ENR1_TIM2EN_Msk

#define	RCC_APB1ENR1_TIM3EN_Pos (1U)

#define	RCC_APB1ENR1_TIM3EN_Msk (0x1UL << RCC_APB1ENR1_TIM3EN_Pos)

#define	RCC_APB1ENR1_TIM3EN RCC_APB1ENR1_TIM3EN_Msk

#define	RCC_APB1ENR1_TIM4EN_Pos (2U)

#define	RCC_APB1ENR1_TIM4EN_Msk (0x1UL << RCC_APB1ENR1_TIM4EN_Pos)

#define	RCC_APB1ENR1_TIM4EN RCC_APB1ENR1_TIM4EN_Msk

#define	RCC_APB1ENR1_TIM5EN_Pos (3U)

#define	RCC_APB1ENR1_TIM5EN_Msk (0x1UL << RCC_APB1ENR1_TIM5EN_Pos)

#define	RCC_APB1ENR1_TIM5EN RCC_APB1ENR1_TIM5EN_Msk

#define	RCC_APB1ENR1_TIM6EN_Pos (4U)

#define	RCC_APB1ENR1_TIM6EN_Msk (0x1UL << RCC_APB1ENR1_TIM6EN_Pos)

#define	RCC_APB1ENR1_TIM6EN RCC_APB1ENR1_TIM6EN_Msk

#define	RCC_APB1ENR1_TIM7EN_Pos (5U)

#define	RCC_APB1ENR1_TIM7EN_Msk (0x1UL << RCC_APB1ENR1_TIM7EN_Pos)

#define	RCC_APB1ENR1_TIM7EN RCC_APB1ENR1_TIM7EN_Msk

#define	RCC_APB1ENR1_CRSEN_Pos (8U)

#define	RCC_APB1ENR1_CRSEN_Msk (0x1UL << RCC_APB1ENR1_CRSEN_Pos)

#define	RCC_APB1ENR1_CRSEN RCC_APB1ENR1_CRSEN_Msk

#define	RCC_APB1ENR1_RTCAPBEN_Pos (10U)

#define	RCC_APB1ENR1_RTCAPBEN_Msk (0x1UL << RCC_APB1ENR1_RTCAPBEN_Pos)

#define	RCC_APB1ENR1_RTCAPBEN RCC_APB1ENR1_RTCAPBEN_Msk

#define	RCC_APB1ENR1_WWDGEN_Pos (11U)

#define	RCC_APB1ENR1_WWDGEN_Msk (0x1UL << RCC_APB1ENR1_WWDGEN_Pos)

#define	RCC_APB1ENR1_WWDGEN RCC_APB1ENR1_WWDGEN_Msk

#define	RCC_APB1ENR1_SPI2EN_Pos (14U)

#define	RCC_APB1ENR1_SPI2EN_Msk (0x1UL << RCC_APB1ENR1_SPI2EN_Pos)

#define	RCC_APB1ENR1_SPI2EN RCC_APB1ENR1_SPI2EN_Msk

#define	RCC_APB1ENR1_SPI3EN_Pos (15U)

#define	RCC_APB1ENR1_SPI3EN_Msk (0x1UL << RCC_APB1ENR1_SPI3EN_Pos)

#define	RCC_APB1ENR1_SPI3EN RCC_APB1ENR1_SPI3EN_Msk

#define	RCC_APB1ENR1_USART2EN_Pos (17U)

#define	RCC_APB1ENR1_USART2EN_Msk (0x1UL << RCC_APB1ENR1_USART2EN_Pos)

#define	RCC_APB1ENR1_USART2EN RCC_APB1ENR1_USART2EN_Msk

#define	RCC_APB1ENR1_USART3EN_Pos (18U)

#define	RCC_APB1ENR1_USART3EN_Msk (0x1UL << RCC_APB1ENR1_USART3EN_Pos)

#define	RCC_APB1ENR1_USART3EN RCC_APB1ENR1_USART3EN_Msk

#define	RCC_APB1ENR1_UART4EN_Pos (19U)

#define	RCC_APB1ENR1_UART4EN_Msk (0x1UL << RCC_APB1ENR1_UART4EN_Pos)

#define	RCC_APB1ENR1_UART4EN RCC_APB1ENR1_UART4EN_Msk

#define	RCC_APB1ENR1_UART5EN_Pos (20U)

#define	RCC_APB1ENR1_UART5EN_Msk (0x1UL << RCC_APB1ENR1_UART5EN_Pos)

#define	RCC_APB1ENR1_UART5EN RCC_APB1ENR1_UART5EN_Msk

#define	RCC_APB1ENR1_I2C1EN_Pos (21U)

#define	RCC_APB1ENR1_I2C1EN_Msk (0x1UL << RCC_APB1ENR1_I2C1EN_Pos)

#define	RCC_APB1ENR1_I2C1EN RCC_APB1ENR1_I2C1EN_Msk

#define	RCC_APB1ENR1_I2C2EN_Pos (22U)

#define	RCC_APB1ENR1_I2C2EN_Msk (0x1UL << RCC_APB1ENR1_I2C2EN_Pos)

#define	RCC_APB1ENR1_I2C2EN RCC_APB1ENR1_I2C2EN_Msk

#define	RCC_APB1ENR1_USBEN_Pos (23U)

#define	RCC_APB1ENR1_USBEN_Msk (0x1UL << RCC_APB1ENR1_USBEN_Pos)

#define	RCC_APB1ENR1_USBEN RCC_APB1ENR1_USBEN_Msk

#define	RCC_APB1ENR1_FDCANEN_Pos (25U)

#define	RCC_APB1ENR1_FDCANEN_Msk (0x1UL << RCC_APB1ENR1_FDCANEN_Pos)

#define	RCC_APB1ENR1_FDCANEN RCC_APB1ENR1_FDCANEN_Msk

#define	RCC_APB1ENR1_PWREN_Pos (28U)

#define	RCC_APB1ENR1_PWREN_Msk (0x1UL << RCC_APB1ENR1_PWREN_Pos)

#define	RCC_APB1ENR1_PWREN RCC_APB1ENR1_PWREN_Msk

#define	RCC_APB1ENR1_I2C3EN_Pos (30U)

#define	RCC_APB1ENR1_I2C3EN_Msk (0x1UL << RCC_APB1ENR1_I2C3EN_Pos)

#define	RCC_APB1ENR1_I2C3EN RCC_APB1ENR1_I2C3EN_Msk

#define	RCC_APB1ENR1_LPTIM1EN_Pos (31U)

#define	RCC_APB1ENR1_LPTIM1EN_Msk (0x1UL << RCC_APB1ENR1_LPTIM1EN_Pos)

#define	RCC_APB1ENR1_LPTIM1EN RCC_APB1ENR1_LPTIM1EN_Msk

#define	RCC_APB1ENR2_LPUART1EN_Pos (0U)

#define	RCC_APB1ENR2_LPUART1EN_Msk (0x1UL << RCC_APB1ENR2_LPUART1EN_Pos)

#define	RCC_APB1ENR2_LPUART1EN RCC_APB1ENR2_LPUART1EN_Msk

#define	RCC_APB1ENR2_I2C4EN_Pos (1U)

#define	RCC_APB1ENR2_I2C4EN_Msk (0x1UL << RCC_APB1ENR2_I2C4EN_Pos)

#define	RCC_APB1ENR2_I2C4EN RCC_APB1ENR2_I2C4EN_Msk

#define	RCC_APB1ENR2_UCPD1EN_Pos (8U)

#define	RCC_APB1ENR2_UCPD1EN_Msk (0x1UL << RCC_APB1ENR2_UCPD1EN_Pos)

#define	RCC_APB1ENR2_UCPD1EN RCC_APB1ENR2_UCPD1EN_Msk

#define	RCC_APB2ENR_SYSCFGEN_Pos (0U)

#define	RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)

#define	RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk

#define	RCC_APB2ENR_TIM1EN_Pos (11U)

#define	RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos)

#define	RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk

#define	RCC_APB2ENR_SPI1EN_Pos (12U)

#define	RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos)

#define	RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk

#define	RCC_APB2ENR_TIM8EN_Pos (13U)

#define	RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos)

#define	RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk

#define	RCC_APB2ENR_USART1EN_Pos (14U)

#define	RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)

#define	RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk

#define	RCC_APB2ENR_SPI4EN_Pos (15U)

#define	RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos)

#define	RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk

#define	RCC_APB2ENR_TIM15EN_Pos (16U)

#define	RCC_APB2ENR_TIM15EN_Msk (0x1UL << RCC_APB2ENR_TIM15EN_Pos)

#define	RCC_APB2ENR_TIM15EN RCC_APB2ENR_TIM15EN_Msk

#define	RCC_APB2ENR_TIM16EN_Pos (17U)

#define	RCC_APB2ENR_TIM16EN_Msk (0x1UL << RCC_APB2ENR_TIM16EN_Pos)

#define	RCC_APB2ENR_TIM16EN RCC_APB2ENR_TIM16EN_Msk

#define	RCC_APB2ENR_TIM17EN_Pos (18U)

#define	RCC_APB2ENR_TIM17EN_Msk (0x1UL << RCC_APB2ENR_TIM17EN_Pos)

#define	RCC_APB2ENR_TIM17EN RCC_APB2ENR_TIM17EN_Msk

#define	RCC_APB2ENR_TIM20EN_Pos (20U)

#define	RCC_APB2ENR_TIM20EN_Msk (0x1UL << RCC_APB2ENR_TIM20EN_Pos)

#define	RCC_APB2ENR_TIM20EN RCC_APB2ENR_TIM20EN_Msk

#define	RCC_APB2ENR_SAI1EN_Pos (21U)

#define	RCC_APB2ENR_SAI1EN_Msk (0x1UL << RCC_APB2ENR_SAI1EN_Pos)

#define	RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk

#define	RCC_APB2ENR_HRTIM1EN_Pos (26U)

#define	RCC_APB2ENR_HRTIM1EN_Msk (0x1UL << RCC_APB2ENR_HRTIM1EN_Pos)

#define	RCC_APB2ENR_HRTIM1EN RCC_APB2ENR_HRTIM1EN_Msk

#define	RCC_AHB1SMENR_DMA1SMEN_Pos (0U)

#define	RCC_AHB1SMENR_DMA1SMEN_Msk (0x1UL << RCC_AHB1SMENR_DMA1SMEN_Pos)

#define	RCC_AHB1SMENR_DMA1SMEN RCC_AHB1SMENR_DMA1SMEN_Msk

#define	RCC_AHB1SMENR_DMA2SMEN_Pos (1U)

#define	RCC_AHB1SMENR_DMA2SMEN_Msk (0x1UL << RCC_AHB1SMENR_DMA2SMEN_Pos)

#define	RCC_AHB1SMENR_DMA2SMEN RCC_AHB1SMENR_DMA2SMEN_Msk

#define	RCC_AHB1SMENR_DMAMUX1SMEN_Pos (2U)

#define	RCC_AHB1SMENR_DMAMUX1SMEN_Msk (0x1UL << RCC_AHB1SMENR_DMAMUX1SMEN_Pos)

#define	RCC_AHB1SMENR_DMAMUX1SMEN RCC_AHB1SMENR_DMAMUX1SMEN_Msk

#define	RCC_AHB1SMENR_CORDICSMEN_Pos (3U)

#define	RCC_AHB1SMENR_CORDICSMEN_Msk (0x1UL << RCC_AHB1SMENR_CORDICSMEN_Pos)

#define	RCC_AHB1SMENR_CORDICSMEN RCC_AHB1SMENR_CORDICSMEN_Msk

#define	RCC_AHB1SMENR_FMACSMEN_Pos (4U)

#define	RCC_AHB1SMENR_FMACSMEN_Msk (0x1UL << RCC_AHB1SMENR_FMACSMEN_Pos)

#define	RCC_AHB1SMENR_FMACSMEN RCC_AHB1SMENR_FMACSMEN_Msk

#define	RCC_AHB1SMENR_FLASHSMEN_Pos (8U)

#define	RCC_AHB1SMENR_FLASHSMEN_Msk (0x1UL << RCC_AHB1SMENR_FLASHSMEN_Pos)

#define	RCC_AHB1SMENR_FLASHSMEN RCC_AHB1SMENR_FLASHSMEN_Msk

#define	RCC_AHB1SMENR_SRAM1SMEN_Pos (9U)

#define	RCC_AHB1SMENR_SRAM1SMEN_Msk (0x1UL << RCC_AHB1SMENR_SRAM1SMEN_Pos)

#define	RCC_AHB1SMENR_SRAM1SMEN RCC_AHB1SMENR_SRAM1SMEN_Msk

#define	RCC_AHB1SMENR_CRCSMEN_Pos (12U)

#define	RCC_AHB1SMENR_CRCSMEN_Msk (0x1UL << RCC_AHB1SMENR_CRCSMEN_Pos)

#define	RCC_AHB1SMENR_CRCSMEN RCC_AHB1SMENR_CRCSMEN_Msk

#define	RCC_AHB2SMENR_GPIOASMEN_Pos (0U)

#define	RCC_AHB2SMENR_GPIOASMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOASMEN_Pos)

#define	RCC_AHB2SMENR_GPIOASMEN RCC_AHB2SMENR_GPIOASMEN_Msk

#define	RCC_AHB2SMENR_GPIOBSMEN_Pos (1U)

#define	RCC_AHB2SMENR_GPIOBSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOBSMEN_Pos)

#define	RCC_AHB2SMENR_GPIOBSMEN RCC_AHB2SMENR_GPIOBSMEN_Msk

#define	RCC_AHB2SMENR_GPIOCSMEN_Pos (2U)

#define	RCC_AHB2SMENR_GPIOCSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOCSMEN_Pos)

#define	RCC_AHB2SMENR_GPIOCSMEN RCC_AHB2SMENR_GPIOCSMEN_Msk

#define	RCC_AHB2SMENR_GPIODSMEN_Pos (3U)

#define	RCC_AHB2SMENR_GPIODSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIODSMEN_Pos)

#define	RCC_AHB2SMENR_GPIODSMEN RCC_AHB2SMENR_GPIODSMEN_Msk

#define	RCC_AHB2SMENR_GPIOESMEN_Pos (4U)

#define	RCC_AHB2SMENR_GPIOESMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOESMEN_Pos)

#define	RCC_AHB2SMENR_GPIOESMEN RCC_AHB2SMENR_GPIOESMEN_Msk

#define	RCC_AHB2SMENR_GPIOFSMEN_Pos (5U)

#define	RCC_AHB2SMENR_GPIOFSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOFSMEN_Pos)

#define	RCC_AHB2SMENR_GPIOFSMEN RCC_AHB2SMENR_GPIOFSMEN_Msk

#define	RCC_AHB2SMENR_GPIOGSMEN_Pos (6U)

#define	RCC_AHB2SMENR_GPIOGSMEN_Msk (0x1UL << RCC_AHB2SMENR_GPIOGSMEN_Pos)

#define	RCC_AHB2SMENR_GPIOGSMEN RCC_AHB2SMENR_GPIOGSMEN_Msk

#define	RCC_AHB2SMENR_CCMSRAMSMEN_Pos (9U)

#define	RCC_AHB2SMENR_CCMSRAMSMEN_Msk (0x1UL << RCC_AHB2SMENR_CCMSRAMSMEN_Pos)

#define	RCC_AHB2SMENR_CCMSRAMSMEN RCC_AHB2SMENR_CCMSRAMSMEN_Msk

#define	RCC_AHB2SMENR_SRAM2SMEN_Pos (10U)

#define	RCC_AHB2SMENR_SRAM2SMEN_Msk (0x1UL << RCC_AHB2SMENR_SRAM2SMEN_Pos)

#define	RCC_AHB2SMENR_SRAM2SMEN RCC_AHB2SMENR_SRAM2SMEN_Msk

#define	RCC_AHB2SMENR_ADC12SMEN_Pos (13U)

#define	RCC_AHB2SMENR_ADC12SMEN_Msk (0x1UL << RCC_AHB2SMENR_ADC12SMEN_Pos)

#define	RCC_AHB2SMENR_ADC12SMEN RCC_AHB2SMENR_ADC12SMEN_Msk

#define	RCC_AHB2SMENR_ADC345SMEN_Pos (14U)

#define	RCC_AHB2SMENR_ADC345SMEN_Msk (0x1UL << RCC_AHB2SMENR_ADC345SMEN_Pos)

#define	RCC_AHB2SMENR_ADC345SMEN RCC_AHB2SMENR_ADC345SMEN_Msk

#define	RCC_AHB2SMENR_DAC1SMEN_Pos (16U)

#define	RCC_AHB2SMENR_DAC1SMEN_Msk (0x1UL << RCC_AHB2SMENR_DAC1SMEN_Pos)

#define	RCC_AHB2SMENR_DAC1SMEN RCC_AHB2SMENR_DAC1SMEN_Msk

#define	RCC_AHB2SMENR_DAC2SMEN_Pos (17U)

#define	RCC_AHB2SMENR_DAC2SMEN_Msk (0x1UL << RCC_AHB2SMENR_DAC2SMEN_Pos)

#define	RCC_AHB2SMENR_DAC2SMEN RCC_AHB2SMENR_DAC2SMEN_Msk

#define	RCC_AHB2SMENR_DAC3SMEN_Pos (18U)

#define	RCC_AHB2SMENR_DAC3SMEN_Msk (0x1UL << RCC_AHB2SMENR_DAC3SMEN_Pos)

#define	RCC_AHB2SMENR_DAC3SMEN RCC_AHB2SMENR_DAC3SMEN_Msk

#define	RCC_AHB2SMENR_DAC4SMEN_Pos (19U)

#define	RCC_AHB2SMENR_DAC4SMEN_Msk (0x1UL << RCC_AHB2SMENR_DAC4SMEN_Pos)

#define	RCC_AHB2SMENR_DAC4SMEN RCC_AHB2SMENR_DAC4SMEN_Msk

#define	RCC_AHB2SMENR_RNGSMEN_Pos (26U)

#define	RCC_AHB2SMENR_RNGSMEN_Msk (0x1UL << RCC_AHB2SMENR_RNGSMEN_Pos)

#define	RCC_AHB2SMENR_RNGSMEN RCC_AHB2SMENR_RNGSMEN_Msk

#define	RCC_AHB3SMENR_FMCSMEN_Pos (0U)

#define	RCC_AHB3SMENR_FMCSMEN_Msk (0x1UL << RCC_AHB3SMENR_FMCSMEN_Pos)

#define	RCC_AHB3SMENR_FMCSMEN RCC_AHB3SMENR_FMCSMEN_Msk

#define	RCC_AHB3SMENR_QSPISMEN_Pos (8U)

#define	RCC_AHB3SMENR_QSPISMEN_Msk (0x1UL << RCC_AHB3SMENR_QSPISMEN_Pos)

#define	RCC_AHB3SMENR_QSPISMEN RCC_AHB3SMENR_QSPISMEN_Msk

#define	RCC_APB1SMENR1_TIM2SMEN_Pos (0U)

#define	RCC_APB1SMENR1_TIM2SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM2SMEN_Pos)

#define	RCC_APB1SMENR1_TIM2SMEN RCC_APB1SMENR1_TIM2SMEN_Msk

#define	RCC_APB1SMENR1_TIM3SMEN_Pos (1U)

#define	RCC_APB1SMENR1_TIM3SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM3SMEN_Pos)

#define	RCC_APB1SMENR1_TIM3SMEN RCC_APB1SMENR1_TIM3SMEN_Msk

#define	RCC_APB1SMENR1_TIM4SMEN_Pos (2U)

#define	RCC_APB1SMENR1_TIM4SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM4SMEN_Pos)

#define	RCC_APB1SMENR1_TIM4SMEN RCC_APB1SMENR1_TIM4SMEN_Msk

#define	RCC_APB1SMENR1_TIM5SMEN_Pos (3U)

#define	RCC_APB1SMENR1_TIM5SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM5SMEN_Pos)

#define	RCC_APB1SMENR1_TIM5SMEN RCC_APB1SMENR1_TIM5SMEN_Msk

#define	RCC_APB1SMENR1_TIM6SMEN_Pos (4U)

#define	RCC_APB1SMENR1_TIM6SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM6SMEN_Pos)

#define	RCC_APB1SMENR1_TIM6SMEN RCC_APB1SMENR1_TIM6SMEN_Msk

#define	RCC_APB1SMENR1_TIM7SMEN_Pos (5U)

#define	RCC_APB1SMENR1_TIM7SMEN_Msk (0x1UL << RCC_APB1SMENR1_TIM7SMEN_Pos)

#define	RCC_APB1SMENR1_TIM7SMEN RCC_APB1SMENR1_TIM7SMEN_Msk

#define	RCC_APB1SMENR1_CRSSMEN_Pos (8U)

#define	RCC_APB1SMENR1_CRSSMEN_Msk (0x1UL << RCC_APB1SMENR1_CRSSMEN_Pos)

#define	RCC_APB1SMENR1_CRSSMEN RCC_APB1SMENR1_CRSSMEN_Msk

#define	RCC_APB1SMENR1_RTCAPBSMEN_Pos (10U)

#define	RCC_APB1SMENR1_RTCAPBSMEN_Msk (0x1UL << RCC_APB1SMENR1_RTCAPBSMEN_Pos)

#define	RCC_APB1SMENR1_RTCAPBSMEN RCC_APB1SMENR1_RTCAPBSMEN_Msk

#define	RCC_APB1SMENR1_WWDGSMEN_Pos (11U)

#define	RCC_APB1SMENR1_WWDGSMEN_Msk (0x1UL << RCC_APB1SMENR1_WWDGSMEN_Pos)

#define	RCC_APB1SMENR1_WWDGSMEN RCC_APB1SMENR1_WWDGSMEN_Msk

#define	RCC_APB1SMENR1_SPI2SMEN_Pos (14U)

#define	RCC_APB1SMENR1_SPI2SMEN_Msk (0x1UL << RCC_APB1SMENR1_SPI2SMEN_Pos)

#define	RCC_APB1SMENR1_SPI2SMEN RCC_APB1SMENR1_SPI2SMEN_Msk

#define	RCC_APB1SMENR1_SPI3SMEN_Pos (15U)

#define	RCC_APB1SMENR1_SPI3SMEN_Msk (0x1UL << RCC_APB1SMENR1_SPI3SMEN_Pos)

#define	RCC_APB1SMENR1_SPI3SMEN RCC_APB1SMENR1_SPI3SMEN_Msk

#define	RCC_APB1SMENR1_USART2SMEN_Pos (17U)

#define	RCC_APB1SMENR1_USART2SMEN_Msk (0x1UL << RCC_APB1SMENR1_USART2SMEN_Pos)

#define	RCC_APB1SMENR1_USART2SMEN RCC_APB1SMENR1_USART2SMEN_Msk

#define	RCC_APB1SMENR1_USART3SMEN_Pos (18U)

#define	RCC_APB1SMENR1_USART3SMEN_Msk (0x1UL << RCC_APB1SMENR1_USART3SMEN_Pos)

#define	RCC_APB1SMENR1_USART3SMEN RCC_APB1SMENR1_USART3SMEN_Msk

#define	RCC_APB1SMENR1_UART4SMEN_Pos (19U)

#define	RCC_APB1SMENR1_UART4SMEN_Msk (0x1UL << RCC_APB1SMENR1_UART4SMEN_Pos)

#define	RCC_APB1SMENR1_UART4SMEN RCC_APB1SMENR1_UART4SMEN_Msk

#define	RCC_APB1SMENR1_UART5SMEN_Pos (20U)

#define	RCC_APB1SMENR1_UART5SMEN_Msk (0x1UL << RCC_APB1SMENR1_UART5SMEN_Pos)

#define	RCC_APB1SMENR1_UART5SMEN RCC_APB1SMENR1_UART5SMEN_Msk

#define	RCC_APB1SMENR1_I2C1SMEN_Pos (21U)

#define	RCC_APB1SMENR1_I2C1SMEN_Msk (0x1UL << RCC_APB1SMENR1_I2C1SMEN_Pos)

#define	RCC_APB1SMENR1_I2C1SMEN RCC_APB1SMENR1_I2C1SMEN_Msk

#define	RCC_APB1SMENR1_I2C2SMEN_Pos (22U)

#define	RCC_APB1SMENR1_I2C2SMEN_Msk (0x1UL << RCC_APB1SMENR1_I2C2SMEN_Pos)

#define	RCC_APB1SMENR1_I2C2SMEN RCC_APB1SMENR1_I2C2SMEN_Msk

#define	RCC_APB1SMENR1_USBSMEN_Pos (23U)

#define	RCC_APB1SMENR1_USBSMEN_Msk (0x1UL << RCC_APB1SMENR1_USBSMEN_Pos)

#define	RCC_APB1SMENR1_USBSMEN RCC_APB1SMENR1_USBSMEN_Msk

#define	RCC_APB1SMENR1_FDCANSMEN_Pos (25U)

#define	RCC_APB1SMENR1_FDCANSMEN_Msk (0x1UL << RCC_APB1SMENR1_FDCANSMEN_Pos)

#define	RCC_APB1SMENR1_FDCANSMEN RCC_APB1SMENR1_FDCANSMEN_Msk

#define	RCC_APB1SMENR1_PWRSMEN_Pos (28U)

#define	RCC_APB1SMENR1_PWRSMEN_Msk (0x1UL << RCC_APB1SMENR1_PWRSMEN_Pos)

#define	RCC_APB1SMENR1_PWRSMEN RCC_APB1SMENR1_PWRSMEN_Msk

#define	RCC_APB1SMENR1_I2C3SMEN_Pos (30U)

#define	RCC_APB1SMENR1_I2C3SMEN_Msk (0x1UL << RCC_APB1SMENR1_I2C3SMEN_Pos)

#define	RCC_APB1SMENR1_I2C3SMEN RCC_APB1SMENR1_I2C3SMEN_Msk

#define	RCC_APB1SMENR1_LPTIM1SMEN_Pos (31U)

#define	RCC_APB1SMENR1_LPTIM1SMEN_Msk (0x1UL << RCC_APB1SMENR1_LPTIM1SMEN_Pos)

#define	RCC_APB1SMENR1_LPTIM1SMEN RCC_APB1SMENR1_LPTIM1SMEN_Msk

#define	RCC_APB1SMENR2_LPUART1SMEN_Pos (0U)

#define	RCC_APB1SMENR2_LPUART1SMEN_Msk (0x1UL << RCC_APB1SMENR2_LPUART1SMEN_Pos)

#define	RCC_APB1SMENR2_LPUART1SMEN RCC_APB1SMENR2_LPUART1SMEN_Msk

#define	RCC_APB1SMENR2_I2C4SMEN_Pos (1U)

#define	RCC_APB1SMENR2_I2C4SMEN_Msk (0x1UL << RCC_APB1SMENR2_I2C4SMEN_Pos)

#define	RCC_APB1SMENR2_I2C4SMEN RCC_APB1SMENR2_I2C4SMEN_Msk

#define	RCC_APB1SMENR2_UCPD1SMEN_Pos (8U)

#define	RCC_APB1SMENR2_UCPD1SMEN_Msk (0x1UL << RCC_APB1SMENR2_UCPD1SMEN_Pos)

#define	RCC_APB1SMENR2_UCPD1SMEN RCC_APB1SMENR2_UCPD1SMEN_Msk

#define	RCC_APB2SMENR_SYSCFGSMEN_Pos (0U)

#define	RCC_APB2SMENR_SYSCFGSMEN_Msk (0x1UL << RCC_APB2SMENR_SYSCFGSMEN_Pos)

#define	RCC_APB2SMENR_SYSCFGSMEN RCC_APB2SMENR_SYSCFGSMEN_Msk

#define	RCC_APB2SMENR_TIM1SMEN_Pos (11U)

#define	RCC_APB2SMENR_TIM1SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM1SMEN_Pos)

#define	RCC_APB2SMENR_TIM1SMEN RCC_APB2SMENR_TIM1SMEN_Msk

#define	RCC_APB2SMENR_SPI1SMEN_Pos (12U)

#define	RCC_APB2SMENR_SPI1SMEN_Msk (0x1UL << RCC_APB2SMENR_SPI1SMEN_Pos)

#define	RCC_APB2SMENR_SPI1SMEN RCC_APB2SMENR_SPI1SMEN_Msk

#define	RCC_APB2SMENR_TIM8SMEN_Pos (13U)

#define	RCC_APB2SMENR_TIM8SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM8SMEN_Pos)

#define	RCC_APB2SMENR_TIM8SMEN RCC_APB2SMENR_TIM8SMEN_Msk

#define	RCC_APB2SMENR_USART1SMEN_Pos (14U)

#define	RCC_APB2SMENR_USART1SMEN_Msk (0x1UL << RCC_APB2SMENR_USART1SMEN_Pos)

#define	RCC_APB2SMENR_USART1SMEN RCC_APB2SMENR_USART1SMEN_Msk

#define	RCC_APB2SMENR_SPI4SMEN_Pos (15U)

#define	RCC_APB2SMENR_SPI4SMEN_Msk (0x1UL << RCC_APB2SMENR_SPI4SMEN_Pos)

#define	RCC_APB2SMENR_SPI4SMEN RCC_APB2SMENR_SPI4SMEN_Msk

#define	RCC_APB2SMENR_TIM15SMEN_Pos (16U)

#define	RCC_APB2SMENR_TIM15SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM15SMEN_Pos)

#define	RCC_APB2SMENR_TIM15SMEN RCC_APB2SMENR_TIM15SMEN_Msk

#define	RCC_APB2SMENR_TIM16SMEN_Pos (17U)

#define	RCC_APB2SMENR_TIM16SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM16SMEN_Pos)

#define	RCC_APB2SMENR_TIM16SMEN RCC_APB2SMENR_TIM16SMEN_Msk

#define	RCC_APB2SMENR_TIM17SMEN_Pos (18U)

#define	RCC_APB2SMENR_TIM17SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM17SMEN_Pos)

#define	RCC_APB2SMENR_TIM17SMEN RCC_APB2SMENR_TIM17SMEN_Msk

#define	RCC_APB2SMENR_TIM20SMEN_Pos (20U)

#define	RCC_APB2SMENR_TIM20SMEN_Msk (0x1UL << RCC_APB2SMENR_TIM20SMEN_Pos)

#define	RCC_APB2SMENR_TIM20SMEN RCC_APB2SMENR_TIM20SMEN_Msk

#define	RCC_APB2SMENR_SAI1SMEN_Pos (21U)

#define	RCC_APB2SMENR_SAI1SMEN_Msk (0x1UL << RCC_APB2SMENR_SAI1SMEN_Pos)

#define	RCC_APB2SMENR_SAI1SMEN RCC_APB2SMENR_SAI1SMEN_Msk

#define	RCC_APB2SMENR_HRTIM1SMEN_Pos (26U)

#define	RCC_APB2SMENR_HRTIM1SMEN_Msk (0x1UL << RCC_APB2SMENR_HRTIM1SMEN_Pos)

#define	RCC_APB2SMENR_HRTIM1SMEN RCC_APB2SMENR_HRTIM1SMEN_Msk

#define	RCC_CCIPR_USART1SEL_Pos (0U)

#define	RCC_CCIPR_USART1SEL_Msk (0x3UL << RCC_CCIPR_USART1SEL_Pos)

#define	RCC_CCIPR_USART1SEL RCC_CCIPR_USART1SEL_Msk

#define	RCC_CCIPR_USART1SEL_0 (0x1UL << RCC_CCIPR_USART1SEL_Pos)

#define	RCC_CCIPR_USART1SEL_1 (0x2UL << RCC_CCIPR_USART1SEL_Pos)

#define	RCC_CCIPR_USART2SEL_Pos (2U)

#define	RCC_CCIPR_USART2SEL_Msk (0x3UL << RCC_CCIPR_USART2SEL_Pos)

#define	RCC_CCIPR_USART2SEL RCC_CCIPR_USART2SEL_Msk

#define	RCC_CCIPR_USART2SEL_0 (0x1UL << RCC_CCIPR_USART2SEL_Pos)

#define	RCC_CCIPR_USART2SEL_1 (0x2UL << RCC_CCIPR_USART2SEL_Pos)

#define	RCC_CCIPR_USART3SEL_Pos (4U)

#define	RCC_CCIPR_USART3SEL_Msk (0x3UL << RCC_CCIPR_USART3SEL_Pos)

#define	RCC_CCIPR_USART3SEL RCC_CCIPR_USART3SEL_Msk

#define	RCC_CCIPR_USART3SEL_0 (0x1UL << RCC_CCIPR_USART3SEL_Pos)

#define	RCC_CCIPR_USART3SEL_1 (0x2UL << RCC_CCIPR_USART3SEL_Pos)

#define	RCC_CCIPR_UART4SEL_Pos (6U)

#define	RCC_CCIPR_UART4SEL_Msk (0x3UL << RCC_CCIPR_UART4SEL_Pos)

#define	RCC_CCIPR_UART4SEL RCC_CCIPR_UART4SEL_Msk

#define	RCC_CCIPR_UART4SEL_0 (0x1UL << RCC_CCIPR_UART4SEL_Pos)

#define	RCC_CCIPR_UART4SEL_1 (0x2UL << RCC_CCIPR_UART4SEL_Pos)

#define	RCC_CCIPR_UART5SEL_Pos (8U)

#define	RCC_CCIPR_UART5SEL_Msk (0x3UL << RCC_CCIPR_UART5SEL_Pos)

#define	RCC_CCIPR_UART5SEL RCC_CCIPR_UART5SEL_Msk

#define	RCC_CCIPR_UART5SEL_0 (0x1UL << RCC_CCIPR_UART5SEL_Pos)

#define	RCC_CCIPR_UART5SEL_1 (0x2UL << RCC_CCIPR_UART5SEL_Pos)

#define	RCC_CCIPR_LPUART1SEL_Pos (10U)

#define	RCC_CCIPR_LPUART1SEL_Msk (0x3UL << RCC_CCIPR_LPUART1SEL_Pos)

#define	RCC_CCIPR_LPUART1SEL RCC_CCIPR_LPUART1SEL_Msk

#define	RCC_CCIPR_LPUART1SEL_0 (0x1UL << RCC_CCIPR_LPUART1SEL_Pos)

#define	RCC_CCIPR_LPUART1SEL_1 (0x2UL << RCC_CCIPR_LPUART1SEL_Pos)

#define	RCC_CCIPR_I2C1SEL_Pos (12U)

#define	RCC_CCIPR_I2C1SEL_Msk (0x3UL << RCC_CCIPR_I2C1SEL_Pos)

#define	RCC_CCIPR_I2C1SEL RCC_CCIPR_I2C1SEL_Msk

#define	RCC_CCIPR_I2C1SEL_0 (0x1UL << RCC_CCIPR_I2C1SEL_Pos)

#define	RCC_CCIPR_I2C1SEL_1 (0x2UL << RCC_CCIPR_I2C1SEL_Pos)

#define	RCC_CCIPR_I2C2SEL_Pos (14U)

#define	RCC_CCIPR_I2C2SEL_Msk (0x3UL << RCC_CCIPR_I2C2SEL_Pos)

#define	RCC_CCIPR_I2C2SEL RCC_CCIPR_I2C2SEL_Msk

#define	RCC_CCIPR_I2C2SEL_0 (0x1UL << RCC_CCIPR_I2C2SEL_Pos)

#define	RCC_CCIPR_I2C2SEL_1 (0x2UL << RCC_CCIPR_I2C2SEL_Pos)

#define	RCC_CCIPR_I2C3SEL_Pos (16U)

#define	RCC_CCIPR_I2C3SEL_Msk (0x3UL << RCC_CCIPR_I2C3SEL_Pos)

#define	RCC_CCIPR_I2C3SEL RCC_CCIPR_I2C3SEL_Msk

#define	RCC_CCIPR_I2C3SEL_0 (0x1UL << RCC_CCIPR_I2C3SEL_Pos)

#define	RCC_CCIPR_I2C3SEL_1 (0x2UL << RCC_CCIPR_I2C3SEL_Pos)

#define	RCC_CCIPR_LPTIM1SEL_Pos (18U)

#define	RCC_CCIPR_LPTIM1SEL_Msk (0x3UL << RCC_CCIPR_LPTIM1SEL_Pos)

#define	RCC_CCIPR_LPTIM1SEL RCC_CCIPR_LPTIM1SEL_Msk

#define	RCC_CCIPR_LPTIM1SEL_0 (0x1UL << RCC_CCIPR_LPTIM1SEL_Pos)

#define	RCC_CCIPR_LPTIM1SEL_1 (0x2UL << RCC_CCIPR_LPTIM1SEL_Pos)

#define	RCC_CCIPR_SAI1SEL_Pos (20U)

#define	RCC_CCIPR_SAI1SEL_Msk (0x3UL << RCC_CCIPR_SAI1SEL_Pos)

#define	RCC_CCIPR_SAI1SEL RCC_CCIPR_SAI1SEL_Msk

#define	RCC_CCIPR_SAI1SEL_0 (0x1UL << RCC_CCIPR_SAI1SEL_Pos)

#define	RCC_CCIPR_SAI1SEL_1 (0x2UL << RCC_CCIPR_SAI1SEL_Pos)

#define	RCC_CCIPR_I2S23SEL_Pos (22U)

#define	RCC_CCIPR_I2S23SEL_Msk (0x3UL << RCC_CCIPR_I2S23SEL_Pos)

#define	RCC_CCIPR_I2S23SEL RCC_CCIPR_I2S23SEL_Msk

#define	RCC_CCIPR_I2S23SEL_0 (0x1UL << RCC_CCIPR_I2S23SEL_Pos)

#define	RCC_CCIPR_I2S23SEL_1 (0x2UL << RCC_CCIPR_I2S23SEL_Pos)

#define	RCC_CCIPR_FDCANSEL_Pos (24U)

#define	RCC_CCIPR_FDCANSEL_Msk (0x3UL << RCC_CCIPR_FDCANSEL_Pos)

#define	RCC_CCIPR_FDCANSEL RCC_CCIPR_FDCANSEL_Msk

#define	RCC_CCIPR_FDCANSEL_0 (0x1UL << RCC_CCIPR_FDCANSEL_Pos)

#define	RCC_CCIPR_FDCANSEL_1 (0x2UL << RCC_CCIPR_FDCANSEL_Pos)

#define	RCC_CCIPR_CLK48SEL_Pos (26U)

#define	RCC_CCIPR_CLK48SEL_Msk (0x3UL << RCC_CCIPR_CLK48SEL_Pos)

#define	RCC_CCIPR_CLK48SEL RCC_CCIPR_CLK48SEL_Msk

#define	RCC_CCIPR_CLK48SEL_0 (0x1UL << RCC_CCIPR_CLK48SEL_Pos)

#define	RCC_CCIPR_CLK48SEL_1 (0x2UL << RCC_CCIPR_CLK48SEL_Pos)

#define	RCC_CCIPR_ADC12SEL_Pos (28U)

#define	RCC_CCIPR_ADC12SEL_Msk (0x3UL << RCC_CCIPR_ADC12SEL_Pos)

#define	RCC_CCIPR_ADC12SEL RCC_CCIPR_ADC12SEL_Msk

#define	RCC_CCIPR_ADC12SEL_0 (0x1UL << RCC_CCIPR_ADC12SEL_Pos)

#define	RCC_CCIPR_ADC12SEL_1 (0x2UL << RCC_CCIPR_ADC12SEL_Pos)

#define	RCC_CCIPR_ADC345SEL_Pos (30U)

#define	RCC_CCIPR_ADC345SEL_Msk (0x3UL << RCC_CCIPR_ADC345SEL_Pos)

#define	RCC_CCIPR_ADC345SEL RCC_CCIPR_ADC345SEL_Msk

#define	RCC_CCIPR_ADC345SEL_0 (0x1UL << RCC_CCIPR_ADC345SEL_Pos)

#define	RCC_CCIPR_ADC345SEL_1 (0x2UL << RCC_CCIPR_ADC345SEL_Pos)

#define	RCC_BDCR_LSEON_Pos (0U)

#define	RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos)

#define	RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk

#define	RCC_BDCR_LSERDY_Pos (1U)

#define	RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos)

#define	RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk

#define	RCC_BDCR_LSEBYP_Pos (2U)

#define	RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos)

#define	RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk

#define	RCC_BDCR_LSEDRV_Pos (3U)

#define	RCC_BDCR_LSEDRV_Msk (0x3UL << RCC_BDCR_LSEDRV_Pos)

#define	RCC_BDCR_LSEDRV RCC_BDCR_LSEDRV_Msk

#define	RCC_BDCR_LSEDRV_0 (0x1UL << RCC_BDCR_LSEDRV_Pos)

#define	RCC_BDCR_LSEDRV_1 (0x2UL << RCC_BDCR_LSEDRV_Pos)

#define	RCC_BDCR_LSECSSON_Pos (5U)

#define	RCC_BDCR_LSECSSON_Msk (0x1UL << RCC_BDCR_LSECSSON_Pos)

#define	RCC_BDCR_LSECSSON RCC_BDCR_LSECSSON_Msk

#define	RCC_BDCR_LSECSSD_Pos (6U)

#define	RCC_BDCR_LSECSSD_Msk (0x1UL << RCC_BDCR_LSECSSD_Pos)

#define	RCC_BDCR_LSECSSD RCC_BDCR_LSECSSD_Msk

#define	RCC_BDCR_RTCSEL_Pos (8U)

#define	RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos)

#define	RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk

#define	RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos)

#define	RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos)

#define	RCC_BDCR_RTCEN_Pos (15U)

#define	RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos)

#define	RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk

#define	RCC_BDCR_BDRST_Pos (16U)

#define	RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos)

#define	RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk

#define	RCC_BDCR_LSCOEN_Pos (24U)

#define	RCC_BDCR_LSCOEN_Msk (0x1UL << RCC_BDCR_LSCOEN_Pos)

#define	RCC_BDCR_LSCOEN RCC_BDCR_LSCOEN_Msk

#define	RCC_BDCR_LSCOSEL_Pos (25U)

#define	RCC_BDCR_LSCOSEL_Msk (0x1UL << RCC_BDCR_LSCOSEL_Pos)

#define	RCC_BDCR_LSCOSEL RCC_BDCR_LSCOSEL_Msk

#define	RCC_CSR_LSION_Pos (0U)

#define	RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos)

#define	RCC_CSR_LSION RCC_CSR_LSION_Msk

#define	RCC_CSR_LSIRDY_Pos (1U)

#define	RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos)

#define	RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk

#define	RCC_CSR_RMVF_Pos (23U)

#define	RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos)

#define	RCC_CSR_RMVF RCC_CSR_RMVF_Msk

#define	RCC_CSR_OBLRSTF_Pos (25U)

#define	RCC_CSR_OBLRSTF_Msk (0x1UL << RCC_CSR_OBLRSTF_Pos)

#define	RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF_Msk

#define	RCC_CSR_PINRSTF_Pos (26U)

#define	RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos)

#define	RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk

#define	RCC_CSR_BORRSTF_Pos (27U)

#define	RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos)

#define	RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk

#define	RCC_CSR_SFTRSTF_Pos (28U)

#define	RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos)

#define	RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk

#define	RCC_CSR_IWDGRSTF_Pos (29U)

#define	RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos)

#define	RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk

#define	RCC_CSR_WWDGRSTF_Pos (30U)

#define	RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos)

#define	RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk

#define	RCC_CSR_LPWRRSTF_Pos (31U)

#define	RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos)

#define	RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk

#define	RCC_CRRCR_HSI48ON_Pos (0U)

#define	RCC_CRRCR_HSI48ON_Msk (0x1UL << RCC_CRRCR_HSI48ON_Pos)

#define	RCC_CRRCR_HSI48ON RCC_CRRCR_HSI48ON_Msk

#define	RCC_CRRCR_HSI48RDY_Pos (1U)

#define	RCC_CRRCR_HSI48RDY_Msk (0x1UL << RCC_CRRCR_HSI48RDY_Pos)

#define	RCC_CRRCR_HSI48RDY RCC_CRRCR_HSI48RDY_Msk

#define	RCC_CRRCR_HSI48CAL_Pos (7U)

#define	RCC_CRRCR_HSI48CAL_Msk (0x1FFUL << RCC_CRRCR_HSI48CAL_Pos)

#define	RCC_CRRCR_HSI48CAL RCC_CRRCR_HSI48CAL_Msk

#define	RCC_CRRCR_HSI48CAL_0 (0x001UL << RCC_CRRCR_HSI48CAL_Pos)

#define	RCC_CRRCR_HSI48CAL_1 (0x002UL << RCC_CRRCR_HSI48CAL_Pos)

#define	RCC_CRRCR_HSI48CAL_2 (0x004UL << RCC_CRRCR_HSI48CAL_Pos)

#define	RCC_CRRCR_HSI48CAL_3 (0x008UL << RCC_CRRCR_HSI48CAL_Pos)

#define	RCC_CRRCR_HSI48CAL_4 (0x010UL << RCC_CRRCR_HSI48CAL_Pos)

#define	RCC_CRRCR_HSI48CAL_5 (0x020UL << RCC_CRRCR_HSI48CAL_Pos)

#define	RCC_CRRCR_HSI48CAL_6 (0x040UL << RCC_CRRCR_HSI48CAL_Pos)

#define	RCC_CRRCR_HSI48CAL_7 (0x080UL << RCC_CRRCR_HSI48CAL_Pos)

#define	RCC_CRRCR_HSI48CAL_8 (0x100UL << RCC_CRRCR_HSI48CAL_Pos)

#define	RCC_CCIPR2_I2C4SEL_Pos (0U)

#define	RCC_CCIPR2_I2C4SEL_Msk (0x3UL << RCC_CCIPR2_I2C4SEL_Pos)

#define	RCC_CCIPR2_I2C4SEL RCC_CCIPR2_I2C4SEL_Msk

#define	RCC_CCIPR2_I2C4SEL_0 (0x1UL << RCC_CCIPR2_I2C4SEL_Pos)

#define	RCC_CCIPR2_I2C4SEL_1 (0x2UL << RCC_CCIPR2_I2C4SEL_Pos)

#define	RCC_CCIPR2_QSPISEL_Pos (20U)

#define	RCC_CCIPR2_QSPISEL_Msk (0x3UL << RCC_CCIPR2_QSPISEL_Pos)

#define	RCC_CCIPR2_QSPISEL RCC_CCIPR2_QSPISEL_Msk

#define	RCC_CCIPR2_QSPISEL_0 (0x1UL << RCC_CCIPR2_QSPISEL_Pos)

#define	RCC_CCIPR2_QSPISEL_1 (0x2UL << RCC_CCIPR2_QSPISEL_Pos)

#define	RNG_CR_RNGEN_Pos (2U)

#define	RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos)

#define	RNG_CR_RNGEN RNG_CR_RNGEN_Msk

#define	RNG_CR_IE_Pos (3U)

#define	RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos)

#define	RNG_CR_IE RNG_CR_IE_Msk

#define	RNG_CR_CED_Pos (5U)

#define	RNG_CR_CED_Msk (0x1UL << RNG_CR_IE_Pos)

#define	RNG_CR_CED RNG_CR_IE_Msk

#define	RNG_SR_DRDY_Pos (0U)

#define	RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos)

#define	RNG_SR_DRDY RNG_SR_DRDY_Msk

#define	RNG_SR_CECS_Pos (1U)

#define	RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos)

#define	RNG_SR_CECS RNG_SR_CECS_Msk

#define	RNG_SR_SECS_Pos (2U)

#define	RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos)

#define	RNG_SR_SECS RNG_SR_SECS_Msk

#define	RNG_SR_CEIS_Pos (5U)

#define	RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos)

#define	RNG_SR_CEIS RNG_SR_CEIS_Msk

#define	RNG_SR_SEIS_Pos (6U)

#define	RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos)

#define	RNG_SR_SEIS RNG_SR_SEIS_Msk

#define	RTC_TR_PM_Pos (22U)

#define	RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos)

#define	RTC_TR_PM RTC_TR_PM_Msk

#define	RTC_TR_HT_Pos (20U)

#define	RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos)

#define	RTC_TR_HT RTC_TR_HT_Msk

#define	RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos)

#define	RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos)

#define	RTC_TR_HU_Pos (16U)

#define	RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos)

#define	RTC_TR_HU RTC_TR_HU_Msk

#define	RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos)

#define	RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos)

#define	RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos)

#define	RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos)

#define	RTC_TR_MNT_Pos (12U)

#define	RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos)

#define	RTC_TR_MNT RTC_TR_MNT_Msk

#define	RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos)

#define	RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos)

#define	RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos)

#define	RTC_TR_MNU_Pos (8U)

#define	RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos)

#define	RTC_TR_MNU RTC_TR_MNU_Msk

#define	RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos)

#define	RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos)

#define	RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos)

#define	RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos)

#define	RTC_TR_ST_Pos (4U)

#define	RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos)

#define	RTC_TR_ST RTC_TR_ST_Msk

#define	RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos)

#define	RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos)

#define	RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos)

#define	RTC_TR_SU_Pos (0U)

#define	RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos)

#define	RTC_TR_SU RTC_TR_SU_Msk

#define	RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos)

#define	RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos)

#define	RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos)

#define	RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos)

#define	RTC_DR_YT_Pos (20U)

#define	RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos)

#define	RTC_DR_YT RTC_DR_YT_Msk

#define	RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos)

#define	RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos)

#define	RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos)

#define	RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos)

#define	RTC_DR_YU_Pos (16U)

#define	RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos)

#define	RTC_DR_YU RTC_DR_YU_Msk

#define	RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos)

#define	RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos)

#define	RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos)

#define	RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos)

#define	RTC_DR_WDU_Pos (13U)

#define	RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos)

#define	RTC_DR_WDU RTC_DR_WDU_Msk

#define	RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos)

#define	RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos)

#define	RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos)

#define	RTC_DR_MT_Pos (12U)

#define	RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos)

#define	RTC_DR_MT RTC_DR_MT_Msk

#define	RTC_DR_MU_Pos (8U)

#define	RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos)

#define	RTC_DR_MU RTC_DR_MU_Msk

#define	RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos)

#define	RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos)

#define	RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos)

#define	RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos)

#define	RTC_DR_DT_Pos (4U)

#define	RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos)

#define	RTC_DR_DT RTC_DR_DT_Msk

#define	RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos)

#define	RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos)

#define	RTC_DR_DU_Pos (0U)

#define	RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos)

#define	RTC_DR_DU RTC_DR_DU_Msk

#define	RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos)

#define	RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos)

#define	RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos)

#define	RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos)

#define	RTC_SSR_SS_Pos (0U)

#define	RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos)

#define	RTC_SSR_SS RTC_SSR_SS_Msk

#define	RTC_ICSR_RECALPF_Pos (16U)

#define	RTC_ICSR_RECALPF_Msk (0x1UL << RTC_ICSR_RECALPF_Pos)

#define	RTC_ICSR_RECALPF RTC_ICSR_RECALPF_Msk

#define	RTC_ICSR_INIT_Pos (7U)

#define	RTC_ICSR_INIT_Msk (0x1UL << RTC_ICSR_INIT_Pos)

#define	RTC_ICSR_INIT RTC_ICSR_INIT_Msk

#define	RTC_ICSR_INITF_Pos (6U)

#define	RTC_ICSR_INITF_Msk (0x1UL << RTC_ICSR_INITF_Pos)

#define	RTC_ICSR_INITF RTC_ICSR_INITF_Msk

#define	RTC_ICSR_RSF_Pos (5U)

#define	RTC_ICSR_RSF_Msk (0x1UL << RTC_ICSR_RSF_Pos)

#define	RTC_ICSR_RSF RTC_ICSR_RSF_Msk

#define	RTC_ICSR_INITS_Pos (4U)

#define	RTC_ICSR_INITS_Msk (0x1UL << RTC_ICSR_INITS_Pos)

#define	RTC_ICSR_INITS RTC_ICSR_INITS_Msk

#define	RTC_ICSR_SHPF_Pos (3U)

#define	RTC_ICSR_SHPF_Msk (0x1UL << RTC_ICSR_SHPF_Pos)

#define	RTC_ICSR_SHPF RTC_ICSR_SHPF_Msk

#define	RTC_ICSR_WUTWF_Pos (2U)

#define	RTC_ICSR_WUTWF_Msk (0x1UL << RTC_ICSR_WUTWF_Pos)

#define	RTC_ICSR_WUTWF RTC_ICSR_WUTWF_Msk

#define	RTC_ICSR_ALRBWF_Pos (1U)

#define	RTC_ICSR_ALRBWF_Msk (0x1UL << RTC_ICSR_ALRBWF_Pos)

#define	RTC_ICSR_ALRBWF RTC_ICSR_ALRBWF_Msk

#define	RTC_ICSR_ALRAWF_Pos (0U)

#define	RTC_ICSR_ALRAWF_Msk (0x1UL << RTC_ICSR_ALRAWF_Pos)

#define	RTC_ICSR_ALRAWF RTC_ICSR_ALRAWF_Msk

#define	RTC_PRER_PREDIV_A_Pos (16U)

#define	RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos)

#define	RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk

#define	RTC_PRER_PREDIV_S_Pos (0U)

#define	RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)

#define	RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk

#define	RTC_WUTR_WUT_Pos (0U)

#define	RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos)

#define	RTC_WUTR_WUT RTC_WUTR_WUT_Msk

#define	RTC_CR_OUT2EN_Pos (31U)

#define	RTC_CR_OUT2EN_Msk (0x1UL << RTC_CR_OUT2EN_Pos)

#define	RTC_CR_OUT2EN RTC_CR_OUT2EN_Msk

#define	RTC_CR_TAMPALRM_TYPE_Pos (30U)

#define	RTC_CR_TAMPALRM_TYPE_Msk (0x1UL << RTC_CR_TAMPALRM_TYPE_Pos)

#define	RTC_CR_TAMPALRM_TYPE RTC_CR_TAMPALRM_TYPE_Msk

#define	RTC_CR_TAMPALRM_PU_Pos (29U)

#define	RTC_CR_TAMPALRM_PU_Msk (0x1UL << RTC_CR_TAMPALRM_PU_Pos)

#define	RTC_CR_TAMPALRM_PU RTC_CR_TAMPALRM_PU_Msk

#define	RTC_CR_TAMPOE_Pos (26U)

#define	RTC_CR_TAMPOE_Msk (0x1UL << RTC_CR_TAMPOE_Pos)

#define	RTC_CR_TAMPOE RTC_CR_TAMPOE_Msk

#define	RTC_CR_TAMPTS_Pos (25U)

#define	RTC_CR_TAMPTS_Msk (0x1UL << RTC_CR_TAMPTS_Pos)

#define	RTC_CR_TAMPTS RTC_CR_TAMPTS_Msk

#define	RTC_CR_ITSE_Pos (24U)

#define	RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos)

#define	RTC_CR_ITSE RTC_CR_ITSE_Msk

#define	RTC_CR_COE_Pos (23U)

#define	RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos)

#define	RTC_CR_COE RTC_CR_COE_Msk

#define	RTC_CR_OSEL_Pos (21U)

#define	RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos)

#define	RTC_CR_OSEL RTC_CR_OSEL_Msk

#define	RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos)

#define	RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos)

#define	RTC_CR_POL_Pos (20U)

#define	RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos)

#define	RTC_CR_POL RTC_CR_POL_Msk

#define	RTC_CR_COSEL_Pos (19U)

#define	RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos)

#define	RTC_CR_COSEL RTC_CR_COSEL_Msk

#define	RTC_CR_BKP_Pos (18U)

#define	RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos)

#define	RTC_CR_BKP RTC_CR_BKP_Msk

#define	RTC_CR_SUB1H_Pos (17U)

#define	RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos)

#define	RTC_CR_SUB1H RTC_CR_SUB1H_Msk

#define	RTC_CR_ADD1H_Pos (16U)

#define	RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos)

#define	RTC_CR_ADD1H RTC_CR_ADD1H_Msk

#define	RTC_CR_TSIE_Pos (15U)

#define	RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos)

#define	RTC_CR_TSIE RTC_CR_TSIE_Msk

#define	RTC_CR_WUTIE_Pos (14U)

#define	RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos)

#define	RTC_CR_WUTIE RTC_CR_WUTIE_Msk

#define	RTC_CR_ALRBIE_Pos (13U)

#define	RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos)

#define	RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk

#define	RTC_CR_ALRAIE_Pos (12U)

#define	RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos)

#define	RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk

#define	RTC_CR_TSE_Pos (11U)

#define	RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos)

#define	RTC_CR_TSE RTC_CR_TSE_Msk

#define	RTC_CR_WUTE_Pos (10U)

#define	RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos)

#define	RTC_CR_WUTE RTC_CR_WUTE_Msk

#define	RTC_CR_ALRBE_Pos (9U)

#define	RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos)

#define	RTC_CR_ALRBE RTC_CR_ALRBE_Msk

#define	RTC_CR_ALRAE_Pos (8U)

#define	RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos)

#define	RTC_CR_ALRAE RTC_CR_ALRAE_Msk

#define	RTC_CR_FMT_Pos (6U)

#define	RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos)

#define	RTC_CR_FMT RTC_CR_FMT_Msk

#define	RTC_CR_BYPSHAD_Pos (5U)

#define	RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos)

#define	RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk

#define	RTC_CR_REFCKON_Pos (4U)

#define	RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos)

#define	RTC_CR_REFCKON RTC_CR_REFCKON_Msk

#define	RTC_CR_TSEDGE_Pos (3U)

#define	RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos)

#define	RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk

#define	RTC_CR_WUCKSEL_Pos (0U)

#define	RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos)

#define	RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk

#define	RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos)

#define	RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos)

#define	RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos)

#define	RTC_WPR_KEY_Pos (0U)

#define	RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos)

#define	RTC_WPR_KEY RTC_WPR_KEY_Msk

#define	RTC_CALR_CALP_Pos (15U)

#define	RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos)

#define	RTC_CALR_CALP RTC_CALR_CALP_Msk

#define	RTC_CALR_CALW8_Pos (14U)

#define	RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos)

#define	RTC_CALR_CALW8 RTC_CALR_CALW8_Msk

#define	RTC_CALR_CALW16_Pos (13U)

#define	RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos)

#define	RTC_CALR_CALW16 RTC_CALR_CALW16_Msk

#define	RTC_CALR_CALM_Pos (0U)

#define	RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos)

#define	RTC_CALR_CALM RTC_CALR_CALM_Msk

#define	RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos)

#define	RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos)

#define	RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos)

#define	RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos)

#define	RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos)

#define	RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos)

#define	RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos)

#define	RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos)

#define	RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos)

#define	RTC_SHIFTR_SUBFS_Pos (0U)

#define	RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)

#define	RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk

#define	RTC_SHIFTR_ADD1S_Pos (31U)

#define	RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos)

#define	RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk

#define	RTC_TSTR_PM_Pos (22U)

#define	RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos)

#define	RTC_TSTR_PM RTC_TSTR_PM_Msk

#define	RTC_TSTR_HT_Pos (20U)

#define	RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos)

#define	RTC_TSTR_HT RTC_TSTR_HT_Msk

#define	RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos)

#define	RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos)

#define	RTC_TSTR_HU_Pos (16U)

#define	RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos)

#define	RTC_TSTR_HU RTC_TSTR_HU_Msk

#define	RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos)

#define	RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos)

#define	RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos)

#define	RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos)

#define	RTC_TSTR_MNT_Pos (12U)

#define	RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos)

#define	RTC_TSTR_MNT RTC_TSTR_MNT_Msk

#define	RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos)

#define	RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos)

#define	RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos)

#define	RTC_TSTR_MNU_Pos (8U)

#define	RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos)

#define	RTC_TSTR_MNU RTC_TSTR_MNU_Msk

#define	RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos)

#define	RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos)

#define	RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos)

#define	RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos)

#define	RTC_TSTR_ST_Pos (4U)

#define	RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos)

#define	RTC_TSTR_ST RTC_TSTR_ST_Msk

#define	RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos)

#define	RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos)

#define	RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos)

#define	RTC_TSTR_SU_Pos (0U)

#define	RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos)

#define	RTC_TSTR_SU RTC_TSTR_SU_Msk

#define	RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos)

#define	RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos)

#define	RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos)

#define	RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos)

#define	RTC_TSDR_WDU_Pos (13U)

#define	RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos)

#define	RTC_TSDR_WDU RTC_TSDR_WDU_Msk

#define	RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos)

#define	RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos)

#define	RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos)

#define	RTC_TSDR_MT_Pos (12U)

#define	RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos)

#define	RTC_TSDR_MT RTC_TSDR_MT_Msk

#define	RTC_TSDR_MU_Pos (8U)

#define	RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos)

#define	RTC_TSDR_MU RTC_TSDR_MU_Msk

#define	RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos)

#define	RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos)

#define	RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos)

#define	RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos)

#define	RTC_TSDR_DT_Pos (4U)

#define	RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos)

#define	RTC_TSDR_DT RTC_TSDR_DT_Msk

#define	RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos)

#define	RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos)

#define	RTC_TSDR_DU_Pos (0U)

#define	RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos)

#define	RTC_TSDR_DU RTC_TSDR_DU_Msk

#define	RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos)

#define	RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos)

#define	RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos)

#define	RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos)

#define	RTC_TSSSR_SS_Pos (0U)

#define	RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos)

#define	RTC_TSSSR_SS RTC_TSSSR_SS_Msk

#define	RTC_ALRMAR_MSK4_Pos (31U)

#define	RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos)

#define	RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk

#define	RTC_ALRMAR_WDSEL_Pos (30U)

#define	RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos)

#define	RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk

#define	RTC_ALRMAR_DT_Pos (28U)

#define	RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos)

#define	RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk

#define	RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos)

#define	RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos)

#define	RTC_ALRMAR_DU_Pos (24U)

#define	RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos)

#define	RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk

#define	RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos)

#define	RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos)

#define	RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos)

#define	RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos)

#define	RTC_ALRMAR_MSK3_Pos (23U)

#define	RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos)

#define	RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk

#define	RTC_ALRMAR_PM_Pos (22U)

#define	RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos)

#define	RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk

#define	RTC_ALRMAR_HT_Pos (20U)

#define	RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos)

#define	RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk

#define	RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos)

#define	RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos)

#define	RTC_ALRMAR_HU_Pos (16U)

#define	RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos)

#define	RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk

#define	RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos)

#define	RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos)

#define	RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos)

#define	RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos)

#define	RTC_ALRMAR_MSK2_Pos (15U)

#define	RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos)

#define	RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk

#define	RTC_ALRMAR_MNT_Pos (12U)

#define	RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos)

#define	RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk

#define	RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos)

#define	RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos)

#define	RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos)

#define	RTC_ALRMAR_MNU_Pos (8U)

#define	RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos)

#define	RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk

#define	RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos)

#define	RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos)

#define	RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos)

#define	RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos)

#define	RTC_ALRMAR_MSK1_Pos (7U)

#define	RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos)

#define	RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk

#define	RTC_ALRMAR_ST_Pos (4U)

#define	RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos)

#define	RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk

#define	RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos)

#define	RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos)

#define	RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos)

#define	RTC_ALRMAR_SU_Pos (0U)

#define	RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos)

#define	RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk

#define	RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos)

#define	RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos)

#define	RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos)

#define	RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos)

#define	RTC_ALRMASSR_MASKSS_Pos (24U)

#define	RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos)

#define	RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk

#define	RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos)

#define	RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos)

#define	RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos)

#define	RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos)

#define	RTC_ALRMASSR_SS_Pos (0U)

#define	RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos)

#define	RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk

#define	RTC_ALRMBR_MSK4_Pos (31U)

#define	RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos)

#define	RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk

#define	RTC_ALRMBR_WDSEL_Pos (30U)

#define	RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos)

#define	RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk

#define	RTC_ALRMBR_DT_Pos (28U)

#define	RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos)

#define	RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk

#define	RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos)

#define	RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos)

#define	RTC_ALRMBR_DU_Pos (24U)

#define	RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos)

#define	RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk

#define	RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos)

#define	RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos)

#define	RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos)

#define	RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos)

#define	RTC_ALRMBR_MSK3_Pos (23U)

#define	RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos)

#define	RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk

#define	RTC_ALRMBR_PM_Pos (22U)

#define	RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos)

#define	RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk

#define	RTC_ALRMBR_HT_Pos (20U)

#define	RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos)

#define	RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk

#define	RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos)

#define	RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos)

#define	RTC_ALRMBR_HU_Pos (16U)

#define	RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos)

#define	RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk

#define	RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos)

#define	RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos)

#define	RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos)

#define	RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos)

#define	RTC_ALRMBR_MSK2_Pos (15U)

#define	RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos)

#define	RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk

#define	RTC_ALRMBR_MNT_Pos (12U)

#define	RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos)

#define	RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk

#define	RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos)

#define	RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos)

#define	RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos)

#define	RTC_ALRMBR_MNU_Pos (8U)

#define	RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos)

#define	RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk

#define	RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos)

#define	RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos)

#define	RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos)

#define	RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos)

#define	RTC_ALRMBR_MSK1_Pos (7U)

#define	RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos)

#define	RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk

#define	RTC_ALRMBR_ST_Pos (4U)

#define	RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos)

#define	RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk

#define	RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos)

#define	RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos)

#define	RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos)

#define	RTC_ALRMBR_SU_Pos (0U)

#define	RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos)

#define	RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk

#define	RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos)

#define	RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos)

#define	RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos)

#define	RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos)

#define	RTC_ALRMBSSR_MASKSS_Pos (24U)

#define	RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)

#define	RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk

#define	RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)

#define	RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)

#define	RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)

#define	RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)

#define	RTC_ALRMBSSR_SS_Pos (0U)

#define	RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)

#define	RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk

#define	RTC_SR_ITSF_Pos (5U)

#define	RTC_SR_ITSF_Msk (0x1UL << RTC_SR_ITSF_Pos)

#define	RTC_SR_ITSF RTC_SR_ITSF_Msk

#define	RTC_SR_TSOVF_Pos (4U)

#define	RTC_SR_TSOVF_Msk (0x1UL << RTC_SR_TSOVF_Pos)

#define	RTC_SR_TSOVF RTC_SR_TSOVF_Msk

#define	RTC_SR_TSF_Pos (3U)

#define	RTC_SR_TSF_Msk (0x1UL << RTC_SR_TSF_Pos)

#define	RTC_SR_TSF RTC_SR_TSF_Msk

#define	RTC_SR_WUTF_Pos (2U)

#define	RTC_SR_WUTF_Msk (0x1UL << RTC_SR_WUTF_Pos)

#define	RTC_SR_WUTF RTC_SR_WUTF_Msk

#define	RTC_SR_ALRBF_Pos (1U)

#define	RTC_SR_ALRBF_Msk (0x1UL << RTC_SR_ALRBF_Pos)

#define	RTC_SR_ALRBF RTC_SR_ALRBF_Msk

#define	RTC_SR_ALRAF_Pos (0U)

#define	RTC_SR_ALRAF_Msk (0x1UL << RTC_SR_ALRAF_Pos)

#define	RTC_SR_ALRAF RTC_SR_ALRAF_Msk

#define	RTC_MISR_ITSMF_Pos (5U)

#define	RTC_MISR_ITSMF_Msk (0x1UL << RTC_MISR_ITSMF_Pos)

#define	RTC_MISR_ITSMF RTC_MISR_ITSMF_Msk

#define	RTC_MISR_TSOVMF_Pos (4U)

#define	RTC_MISR_TSOVMF_Msk (0x1UL << RTC_MISR_TSOVMF_Pos)

#define	RTC_MISR_TSOVMF RTC_MISR_TSOVMF_Msk

#define	RTC_MISR_TSMF_Pos (3U)

#define	RTC_MISR_TSMF_Msk (0x1UL << RTC_MISR_TSMF_Pos)

#define	RTC_MISR_TSMF RTC_MISR_TSMF_Msk

#define	RTC_MISR_WUTMF_Pos (2U)

#define	RTC_MISR_WUTMF_Msk (0x1UL << RTC_MISR_WUTMF_Pos)

#define	RTC_MISR_WUTMF RTC_MISR_WUTMF_Msk

#define	RTC_MISR_ALRBMF_Pos (1U)

#define	RTC_MISR_ALRBMF_Msk (0x1UL << RTC_MISR_ALRBMF_Pos)

#define	RTC_MISR_ALRBMF RTC_MISR_ALRBMF_Msk

#define	RTC_MISR_ALRAMF_Pos (0U)

#define	RTC_MISR_ALRAMF_Msk (0x1UL << RTC_MISR_ALRAMF_Pos)

#define	RTC_MISR_ALRAMF RTC_MISR_ALRAMF_Msk

#define	RTC_SCR_CITSF_Pos (5U)

#define	RTC_SCR_CITSF_Msk (0x1UL << RTC_SCR_CITSF_Pos)

#define	RTC_SCR_CITSF RTC_SCR_CITSF_Msk

#define	RTC_SCR_CTSOVF_Pos (4U)

#define	RTC_SCR_CTSOVF_Msk (0x1UL << RTC_SCR_CTSOVF_Pos)

#define	RTC_SCR_CTSOVF RTC_SCR_CTSOVF_Msk

#define	RTC_SCR_CTSF_Pos (3U)

#define	RTC_SCR_CTSF_Msk (0x1UL << RTC_SCR_CTSF_Pos)

#define	RTC_SCR_CTSF RTC_SCR_CTSF_Msk

#define	RTC_SCR_CWUTF_Pos (2U)

#define	RTC_SCR_CWUTF_Msk (0x1UL << RTC_SCR_CWUTF_Pos)

#define	RTC_SCR_CWUTF RTC_SCR_CWUTF_Msk

#define	RTC_SCR_CALRBF_Pos (1U)

#define	RTC_SCR_CALRBF_Msk (0x1UL << RTC_SCR_CALRBF_Pos)

#define	RTC_SCR_CALRBF RTC_SCR_CALRBF_Msk

#define	RTC_SCR_CALRAF_Pos (0U)

#define	RTC_SCR_CALRAF_Msk (0x1UL << RTC_SCR_CALRAF_Pos)

#define	RTC_SCR_CALRAF RTC_SCR_CALRAF_Msk

#define	TAMP_CR1_TAMP1E_Pos (0U)

#define	TAMP_CR1_TAMP1E_Msk (0x1UL << TAMP_CR1_TAMP1E_Pos)

#define	TAMP_CR1_TAMP1E TAMP_CR1_TAMP1E_Msk

#define	TAMP_CR1_TAMP2E_Pos (1U)

#define	TAMP_CR1_TAMP2E_Msk (0x1UL << TAMP_CR1_TAMP2E_Pos)

#define	TAMP_CR1_TAMP2E TAMP_CR1_TAMP2E_Msk

#define	TAMP_CR1_TAMP3E_Pos (2U)

#define	TAMP_CR1_TAMP3E_Msk (0x1UL << TAMP_CR1_TAMP3E_Pos)

#define	TAMP_CR1_TAMP3E TAMP_CR1_TAMP3E_Msk

#define	TAMP_CR1_ITAMP3E_Pos (18U)

#define	TAMP_CR1_ITAMP3E_Msk (0x1UL << TAMP_CR1_ITAMP3E_Pos)

#define	TAMP_CR1_ITAMP3E TAMP_CR1_ITAMP3E_Msk

#define	TAMP_CR1_ITAMP4E_Pos (19U)

#define	TAMP_CR1_ITAMP4E_Msk (0x1UL << TAMP_CR1_ITAMP4E_Pos)

#define	TAMP_CR1_ITAMP4E TAMP_CR1_ITAMP4E_Msk

#define	TAMP_CR1_ITAMP5E_Pos (20U)

#define	TAMP_CR1_ITAMP5E_Msk (0x1UL << TAMP_CR1_ITAMP5E_Pos)

#define	TAMP_CR1_ITAMP5E TAMP_CR1_ITAMP5E_Msk

#define	TAMP_CR1_ITAMP6E_Pos (21U)

#define	TAMP_CR1_ITAMP6E_Msk (0x1UL << TAMP_CR1_ITAMP6E_Pos)

#define	TAMP_CR1_ITAMP6E TAMP_CR1_ITAMP6E_Msk

#define	TAMP_CR2_TAMP1NOERASE_Pos (0U)

#define	TAMP_CR2_TAMP1NOERASE_Msk (0x1UL << TAMP_CR2_TAMP1NOERASE_Pos)

#define	TAMP_CR2_TAMP1NOERASE TAMP_CR2_TAMP1NOERASE_Msk

#define	TAMP_CR2_TAMP2NOERASE_Pos (1U)

#define	TAMP_CR2_TAMP2NOERASE_Msk (0x1UL << TAMP_CR2_TAMP2NOERASE_Pos)

#define	TAMP_CR2_TAMP2NOERASE TAMP_CR2_TAMP2NOERASE_Msk

#define	TAMP_CR2_TAMP3NOERASE_Pos (2U)

#define	TAMP_CR2_TAMP3NOERASE_Msk (0x1UL << TAMP_CR2_TAMP3NOERASE_Pos)

#define	TAMP_CR2_TAMP3NOERASE TAMP_CR2_TAMP3NOERASE_Msk

#define	TAMP_CR2_TAMP1MF_Pos (16U)

#define	TAMP_CR2_TAMP1MF_Msk (0x1UL << TAMP_CR2_TAMP1MF_Pos)

#define	TAMP_CR2_TAMP1MF TAMP_CR2_TAMP1MF_Msk

#define	TAMP_CR2_TAMP2MF_Pos (17U)

#define	TAMP_CR2_TAMP2MF_Msk (0x1UL << TAMP_CR2_TAMP2MF_Pos)

#define	TAMP_CR2_TAMP2MF TAMP_CR2_TAMP2MF_Msk

#define	TAMP_CR2_TAMP3MF_Pos (18U)

#define	TAMP_CR2_TAMP3MF_Msk (0x1UL << TAMP_CR2_TAMP3MF_Pos)

#define	TAMP_CR2_TAMP3MF TAMP_CR2_TAMP3MF_Msk

#define	TAMP_CR2_TAMP1TRG_Pos (24U)

#define	TAMP_CR2_TAMP1TRG_Msk (0x1UL << TAMP_CR2_TAMP1TRG_Pos)

#define	TAMP_CR2_TAMP1TRG TAMP_CR2_TAMP1TRG_Msk

#define	TAMP_CR2_TAMP2TRG_Pos (25U)

#define	TAMP_CR2_TAMP2TRG_Msk (0x1UL << TAMP_CR2_TAMP2TRG_Pos)

#define	TAMP_CR2_TAMP2TRG TAMP_CR2_TAMP2TRG_Msk

#define	TAMP_CR2_TAMP3TRG_Pos (26U)

#define	TAMP_CR2_TAMP3TRG_Msk (0x1UL << TAMP_CR2_TAMP3TRG_Pos)

#define	TAMP_CR2_TAMP3TRG TAMP_CR2_TAMP3TRG_Msk

#define	TAMP_FLTCR_TAMPFREQ_0 (0x00000001UL)

#define	TAMP_FLTCR_TAMPFREQ_1 (0x00000002UL)

#define	TAMP_FLTCR_TAMPFREQ_2 (0x00000004UL)

#define	TAMP_FLTCR_TAMPFREQ_Pos (0U)

#define	TAMP_FLTCR_TAMPFREQ_Msk (0x7UL << TAMP_FLTCR_TAMPFREQ_Pos)

#define	TAMP_FLTCR_TAMPFREQ TAMP_FLTCR_TAMPFREQ_Msk

#define	TAMP_FLTCR_TAMPFLT_0 (0x00000008UL)

#define	TAMP_FLTCR_TAMPFLT_1 (0x00000010UL)

#define	TAMP_FLTCR_TAMPFLT_Pos (3U)

#define	TAMP_FLTCR_TAMPFLT_Msk (0x3UL << TAMP_FLTCR_TAMPFLT_Pos)

#define	TAMP_FLTCR_TAMPFLT TAMP_FLTCR_TAMPFLT_Msk

#define	TAMP_FLTCR_TAMPPRCH_0 (0x00000020UL)

#define	TAMP_FLTCR_TAMPPRCH_1 (0x00000040UL)

#define	TAMP_FLTCR_TAMPPRCH_Pos (5U)

#define	TAMP_FLTCR_TAMPPRCH_Msk (0x3UL << TAMP_FLTCR_TAMPPRCH_Pos)

#define	TAMP_FLTCR_TAMPPRCH TAMP_FLTCR_TAMPPRCH_Msk

#define	TAMP_FLTCR_TAMPPUDIS_Pos (7U)

#define	TAMP_FLTCR_TAMPPUDIS_Msk (0x1UL << TAMP_FLTCR_TAMPPUDIS_Pos)

#define	TAMP_FLTCR_TAMPPUDIS TAMP_FLTCR_TAMPPUDIS_Msk

#define	TAMP_IER_TAMP1IE_Pos (0U)

#define	TAMP_IER_TAMP1IE_Msk (0x1UL << TAMP_IER_TAMP1IE_Pos)

#define	TAMP_IER_TAMP1IE TAMP_IER_TAMP1IE_Msk

#define	TAMP_IER_TAMP2IE_Pos (1U)

#define	TAMP_IER_TAMP2IE_Msk (0x1UL << TAMP_IER_TAMP2IE_Pos)

#define	TAMP_IER_TAMP2IE TAMP_IER_TAMP2IE_Msk

#define	TAMP_IER_TAMP3IE_Pos (2U)

#define	TAMP_IER_TAMP3IE_Msk (0x1UL << TAMP_IER_TAMP3IE_Pos)

#define	TAMP_IER_TAMP3IE TAMP_IER_TAMP3IE_Msk

#define	TAMP_IER_ITAMP3IE_Pos (18U)

#define	TAMP_IER_ITAMP3IE_Msk (0x1UL << TAMP_IER_ITAMP3IE_Pos)

#define	TAMP_IER_ITAMP3IE TAMP_IER_ITAMP3IE_Msk

#define	TAMP_IER_ITAMP4IE_Pos (19U)

#define	TAMP_IER_ITAMP4IE_Msk (0x1UL << TAMP_IER_ITAMP4IE_Pos)

#define	TAMP_IER_ITAMP4IE TAMP_IER_ITAMP4IE_Msk

#define	TAMP_IER_ITAMP5IE_Pos (20U)

#define	TAMP_IER_ITAMP5IE_Msk (0x1UL << TAMP_IER_ITAMP5IE_Pos)

#define	TAMP_IER_ITAMP5IE TAMP_IER_ITAMP5IE_Msk

#define	TAMP_IER_ITAMP6IE_Pos (21U)

#define	TAMP_IER_ITAMP6IE_Msk (0x1UL << TAMP_IER_ITAMP6IE_Pos)

#define	TAMP_IER_ITAMP6IE TAMP_IER_ITAMP6IE_Msk

#define	TAMP_SR_TAMP1F_Pos (0U)

#define	TAMP_SR_TAMP1F_Msk (0x1UL << TAMP_SR_TAMP1F_Pos)

#define	TAMP_SR_TAMP1F TAMP_SR_TAMP1F_Msk

#define	TAMP_SR_TAMP2F_Pos (1U)

#define	TAMP_SR_TAMP2F_Msk (0x1UL << TAMP_SR_TAMP2F_Pos)

#define	TAMP_SR_TAMP2F TAMP_SR_TAMP2F_Msk

#define	TAMP_SR_TAMP3F_Pos (2U)

#define	TAMP_SR_TAMP3F_Msk (0x1UL << TAMP_SR_TAMP3F_Pos)

#define	TAMP_SR_TAMP3F TAMP_SR_TAMP3F_Msk

#define	TAMP_SR_ITAMP3F_Pos (18U)

#define	TAMP_SR_ITAMP3F_Msk (0x1UL << TAMP_SR_ITAMP3F_Pos)

#define	TAMP_SR_ITAMP3F TAMP_SR_ITAMP3F_Msk

#define	TAMP_SR_ITAMP4F_Pos (19U)

#define	TAMP_SR_ITAMP4F_Msk (0x1UL << TAMP_SR_ITAMP4F_Pos)

#define	TAMP_SR_ITAMP4F TAMP_SR_ITAMP4F_Msk

#define	TAMP_SR_ITAMP5F_Pos (20U)

#define	TAMP_SR_ITAMP5F_Msk (0x1UL << TAMP_SR_ITAMP5F_Pos)

#define	TAMP_SR_ITAMP5F TAMP_SR_ITAMP5F_Msk

#define	TAMP_SR_ITAMP6F_Pos (21U)

#define	TAMP_SR_ITAMP6F_Msk (0x1UL << TAMP_SR_ITAMP6F_Pos)

#define	TAMP_SR_ITAMP6F TAMP_SR_ITAMP6F_Msk

#define	TAMP_MISR_TAMP1MF_Pos (0U)

#define	TAMP_MISR_TAMP1MF_Msk (0x1UL << TAMP_MISR_TAMP1MF_Pos)

#define	TAMP_MISR_TAMP1MF TAMP_MISR_TAMP1MF_Msk

#define	TAMP_MISR_TAMP2MF_Pos (1U)

#define	TAMP_MISR_TAMP2MF_Msk (0x1UL << TAMP_MISR_TAMP2MF_Pos)

#define	TAMP_MISR_TAMP2MF TAMP_MISR_TAMP2MF_Msk

#define	TAMP_MISR_TAMP3MF_Pos (2U)

#define	TAMP_MISR_TAMP3MF_Msk (0x1UL << TAMP_MISR_TAMP3MF_Pos)

#define	TAMP_MISR_TAMP3MF TAMP_MISR_TAMP3MF_Msk

#define	TAMP_MISR_ITAMP3MF_Pos (18U)

#define	TAMP_MISR_ITAMP3MF_Msk (0x1UL << TAMP_MISR_ITAMP3MF_Pos)

#define	TAMP_MISR_ITAMP3MF TAMP_MISR_ITAMP3MF_Msk

#define	TAMP_MISR_ITAMP4MF_Pos (19U)

#define	TAMP_MISR_ITAMP4MF_Msk (0x1UL << TAMP_MISR_ITAMP4MF_Pos)

#define	TAMP_MISR_ITAMP4MF TAMP_MISR_ITAMP4MF_Msk

#define	TAMP_MISR_ITAMP5MF_Pos (20U)

#define	TAMP_MISR_ITAMP5MF_Msk (0x1UL << TAMP_MISR_ITAMP5MF_Pos)

#define	TAMP_MISR_ITAMP5MF TAMP_MISR_ITAMP5MF_Msk

#define	TAMP_MISR_ITAMP6MF_Pos (21U)

#define	TAMP_MISR_ITAMP6MF_Msk (0x1UL << TAMP_MISR_ITAMP6MF_Pos)

#define	TAMP_MISR_ITAMP6MF TAMP_MISR_ITAMP6MF_Msk

#define	TAMP_SCR_CTAMP1F_Pos (0U)

#define	TAMP_SCR_CTAMP1F_Msk (0x1UL << TAMP_SCR_CTAMP1F_Pos)

#define	TAMP_SCR_CTAMP1F TAMP_SCR_CTAMP1F_Msk

#define	TAMP_SCR_CTAMP2F_Pos (1U)

#define	TAMP_SCR_CTAMP2F_Msk (0x1UL << TAMP_SCR_CTAMP2F_Pos)

#define	TAMP_SCR_CTAMP2F TAMP_SCR_CTAMP2F_Msk

#define	TAMP_SCR_CTAMP3F_Pos (2U)

#define	TAMP_SCR_CTAMP3F_Msk (0x1UL << TAMP_SCR_CTAMP3F_Pos)

#define	TAMP_SCR_CTAMP3F TAMP_SCR_CTAMP3F_Msk

#define	TAMP_SCR_CITAMP3F_Pos (18U)

#define	TAMP_SCR_CITAMP3F_Msk (0x1UL << TAMP_SCR_CITAMP3F_Pos)

#define	TAMP_SCR_CITAMP3F TAMP_SCR_CITAMP3F_Msk

#define	TAMP_SCR_CITAMP4F_Pos (19U)

#define	TAMP_SCR_CITAMP4F_Msk (0x1UL << TAMP_SCR_CITAMP4F_Pos)

#define	TAMP_SCR_CITAMP4F TAMP_SCR_CITAMP4F_Msk

#define	TAMP_SCR_CITAMP5F_Pos (20U)

#define	TAMP_SCR_CITAMP5F_Msk (0x1UL << TAMP_SCR_CITAMP5F_Pos)

#define	TAMP_SCR_CITAMP5F TAMP_SCR_CITAMP5F_Msk

#define	TAMP_SCR_CITAMP6F_Pos (21U)

#define	TAMP_SCR_CITAMP6F_Msk (0x1UL << TAMP_SCR_CITAMP6F_Pos)

#define	TAMP_SCR_CITAMP6F TAMP_SCR_CITAMP6F_Msk

#define	TAMP_BKP0R_Pos (0U)

#define	TAMP_BKP0R_Msk (0xFFFFFFFFUL << TAMP_BKP0R_Pos)

#define	TAMP_BKP0R TAMP_BKP0R_Msk

#define	TAMP_BKP1R_Pos (0U)

#define	TAMP_BKP1R_Msk (0xFFFFFFFFUL << TAMP_BKP1R_Pos)

#define	TAMP_BKP1R TAMP_BKP1R_Msk

#define	TAMP_BKP2R_Pos (0U)

#define	TAMP_BKP2R_Msk (0xFFFFFFFFUL << TAMP_BKP2R_Pos)

#define	TAMP_BKP2R TAMP_BKP2R_Msk

#define	TAMP_BKP3R_Pos (0U)

#define	TAMP_BKP3R_Msk (0xFFFFFFFFUL << TAMP_BKP3R_Pos)

#define	TAMP_BKP3R TAMP_BKP3R_Msk

#define	TAMP_BKP4R_Pos (0U)

#define	TAMP_BKP4R_Msk (0xFFFFFFFFUL << TAMP_BKP4R_Pos)

#define	TAMP_BKP4R TAMP_BKP4R_Msk

#define	TAMP_BKP5R_Pos (0U)

#define	TAMP_BKP5R_Msk (0xFFFFFFFFUL << TAMP_BKP5R_Pos)

#define	TAMP_BKP5R TAMP_BKP5R_Msk

#define	TAMP_BKP6R_Pos (0U)

#define	TAMP_BKP6R_Msk (0xFFFFFFFFUL << TAMP_BKP6R_Pos)

#define	TAMP_BKP6R TAMP_BKP6R_Msk

#define	TAMP_BKP7R_Pos (0U)

#define	TAMP_BKP7R_Msk (0xFFFFFFFFUL << TAMP_BKP7R_Pos)

#define	TAMP_BKP7R TAMP_BKP7R_Msk

#define	TAMP_BKP8R_Pos (0U)

#define	TAMP_BKP8R_Msk (0xFFFFFFFFUL << TAMP_BKP8R_Pos)

#define	TAMP_BKP8R TAMP_BKP8R_Msk

#define	TAMP_BKP9R_Pos (0U)

#define	TAMP_BKP9R_Msk (0xFFFFFFFFUL << TAMP_BKP9R_Pos)

#define	TAMP_BKP9R TAMP_BKP9R_Msk

#define	TAMP_BKP10R_Pos (0U)

#define	TAMP_BKP10R_Msk (0xFFFFFFFFUL << TAMP_BKP10R_Pos)

#define	TAMP_BKP10R TAMP_BKP10R_Msk

#define	TAMP_BKP11R_Pos (0U)

#define	TAMP_BKP11R_Msk (0xFFFFFFFFUL << TAMP_BKP11R_Pos)

#define	TAMP_BKP11R TAMP_BKP11R_Msk

#define	TAMP_BKP12R_Pos (0U)

#define	TAMP_BKP12R_Msk (0xFFFFFFFFUL << TAMP_BKP12R_Pos)

#define	TAMP_BKP12R TAMP_BKP12R_Msk

#define	TAMP_BKP13R_Pos (0U)

#define	TAMP_BKP13R_Msk (0xFFFFFFFFUL << TAMP_BKP13R_Pos)

#define	TAMP_BKP13R TAMP_BKP13R_Msk

#define	TAMP_BKP14R_Pos (0U)

#define	TAMP_BKP14R_Msk (0xFFFFFFFFUL << TAMP_BKP14R_Pos)

#define	TAMP_BKP14R TAMP_BKP14R_Msk

#define	TAMP_BKP15R_Pos (0U)

#define	TAMP_BKP15R_Msk (0xFFFFFFFFUL << TAMP_BKP15R_Pos)

#define	TAMP_BKP15R TAMP_BKP15R_Msk

#define	TAMP_BKP16R_Pos (0U)

#define	TAMP_BKP16R_Msk (0xFFFFFFFFUL << TAMP_BKP16R_Pos)

#define	TAMP_BKP16R TAMP_BKP16R_Msk

#define	TAMP_BKP17R_Pos (0U)

#define	TAMP_BKP17R_Msk (0xFFFFFFFFUL << TAMP_BKP17R_Pos)

#define	TAMP_BKP17R TAMP_BKP17R_Msk

#define	TAMP_BKP18R_Pos (0U)

#define	TAMP_BKP18R_Msk (0xFFFFFFFFUL << TAMP_BKP18R_Pos)

#define	TAMP_BKP18R TAMP_BKP18R_Msk

#define	TAMP_BKP19R_Pos (0U)

#define	TAMP_BKP19R_Msk (0xFFFFFFFFUL << TAMP_BKP19R_Pos)

#define	TAMP_BKP19R TAMP_BKP19R_Msk

#define	TAMP_BKP20R_Pos (0U)

#define	TAMP_BKP20R_Msk (0xFFFFFFFFUL << TAMP_BKP20R_Pos)

#define	TAMP_BKP20R TAMP_BKP20R_Msk

#define	TAMP_BKP21R_Pos (0U)

#define	TAMP_BKP21R_Msk (0xFFFFFFFFUL << TAMP_BKP21R_Pos)

#define	TAMP_BKP21R TAMP_BKP21R_Msk

#define	TAMP_BKP22R_Pos (0U)

#define	TAMP_BKP22R_Msk (0xFFFFFFFFUL << TAMP_BKP22R_Pos)

#define	TAMP_BKP22R TAMP_BKP22R_Msk

#define	TAMP_BKP23R_Pos (0U)

#define	TAMP_BKP23R_Msk (0xFFFFFFFFUL << TAMP_BKP23R_Pos)

#define	TAMP_BKP23R TAMP_BKP23R_Msk

#define	TAMP_BKP24R_Pos (0U)

#define	TAMP_BKP24R_Msk (0xFFFFFFFFUL << TAMP_BKP24R_Pos)

#define	TAMP_BKP24R TAMP_BKP24R_Msk

#define	TAMP_BKP25R_Pos (0U)

#define	TAMP_BKP25R_Msk (0xFFFFFFFFUL << TAMP_BKP25R_Pos)

#define	TAMP_BKP25R TAMP_BKP25R_Msk

#define	TAMP_BKP26R_Pos (0U)

#define	TAMP_BKP26R_Msk (0xFFFFFFFFUL << TAMP_BKP26R_Pos)

#define	TAMP_BKP26R TAMP_BKP26R_Msk

#define	TAMP_BKP27R_Pos (0U)

#define	TAMP_BKP27R_Msk (0xFFFFFFFFUL << TAMP_BKP27R_Pos)

#define	TAMP_BKP27R TAMP_BKP27R_Msk

#define	TAMP_BKP28R_Pos (0U)

#define	TAMP_BKP28R_Msk (0xFFFFFFFFUL << TAMP_BKP28R_Pos)

#define	TAMP_BKP28R TAMP_BKP28R_Msk

#define	TAMP_BKP29R_Pos (0U)

#define	TAMP_BKP29R_Msk (0xFFFFFFFFUL << TAMP_BKP29R_Pos)

#define	TAMP_BKP29R TAMP_BKP29R_Msk

#define	TAMP_BKP30R_Pos (0U)

#define	TAMP_BKP30R_Msk (0xFFFFFFFFUL << TAMP_BKP30R_Pos)

#define	TAMP_BKP30R TAMP_BKP30R_Msk

#define	TAMP_BKP31R_Pos (0U)

#define	TAMP_BKP31R_Msk (0xFFFFFFFFUL << TAMP_BKP31R_Pos)

#define	TAMP_BKP31R TAMP_BKP31R_Msk

#define	SAI_GCR_SYNCIN_Pos (0U)

#define	SAI_GCR_SYNCIN_Msk (0x3UL << SAI_GCR_SYNCIN_Pos)

#define	SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk

#define	SAI_GCR_SYNCIN_0 (0x1UL << SAI_GCR_SYNCIN_Pos)

#define	SAI_GCR_SYNCIN_1 (0x2UL << SAI_GCR_SYNCIN_Pos)

#define	SAI_GCR_SYNCOUT_Pos (4U)

#define	SAI_GCR_SYNCOUT_Msk (0x3UL << SAI_GCR_SYNCOUT_Pos)

#define	SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk

#define	SAI_GCR_SYNCOUT_0 (0x1UL << SAI_GCR_SYNCOUT_Pos)

#define	SAI_GCR_SYNCOUT_1 (0x2UL << SAI_GCR_SYNCOUT_Pos)

#define	SAI_xCR1_MODE_Pos (0U)

#define	SAI_xCR1_MODE_Msk (0x3UL << SAI_xCR1_MODE_Pos)

#define	SAI_xCR1_MODE SAI_xCR1_MODE_Msk

#define	SAI_xCR1_MODE_0 (0x1UL << SAI_xCR1_MODE_Pos)

#define	SAI_xCR1_MODE_1 (0x2UL << SAI_xCR1_MODE_Pos)

#define	SAI_xCR1_PRTCFG_Pos (2U)

#define	SAI_xCR1_PRTCFG_Msk (0x3UL << SAI_xCR1_PRTCFG_Pos)

#define	SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk

#define	SAI_xCR1_PRTCFG_0 (0x1UL << SAI_xCR1_PRTCFG_Pos)

#define	SAI_xCR1_PRTCFG_1 (0x2UL << SAI_xCR1_PRTCFG_Pos)

#define	SAI_xCR1_DS_Pos (5U)

#define	SAI_xCR1_DS_Msk (0x7UL << SAI_xCR1_DS_Pos)

#define	SAI_xCR1_DS SAI_xCR1_DS_Msk

#define	SAI_xCR1_DS_0 (0x1UL << SAI_xCR1_DS_Pos)

#define	SAI_xCR1_DS_1 (0x2UL << SAI_xCR1_DS_Pos)

#define	SAI_xCR1_DS_2 (0x4UL << SAI_xCR1_DS_Pos)

#define	SAI_xCR1_LSBFIRST_Pos (8U)

#define	SAI_xCR1_LSBFIRST_Msk (0x1UL << SAI_xCR1_LSBFIRST_Pos)

#define	SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk

#define	SAI_xCR1_CKSTR_Pos (9U)

#define	SAI_xCR1_CKSTR_Msk (0x1UL << SAI_xCR1_CKSTR_Pos)

#define	SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk

#define	SAI_xCR1_SYNCEN_Pos (10U)

#define	SAI_xCR1_SYNCEN_Msk (0x3UL << SAI_xCR1_SYNCEN_Pos)

#define	SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk

#define	SAI_xCR1_SYNCEN_0 (0x1UL << SAI_xCR1_SYNCEN_Pos)

#define	SAI_xCR1_SYNCEN_1 (0x2UL << SAI_xCR1_SYNCEN_Pos)

#define	SAI_xCR1_MONO_Pos (12U)

#define	SAI_xCR1_MONO_Msk (0x1UL << SAI_xCR1_MONO_Pos)

#define	SAI_xCR1_MONO SAI_xCR1_MONO_Msk

#define	SAI_xCR1_OUTDRIV_Pos (13U)

#define	SAI_xCR1_OUTDRIV_Msk (0x1UL << SAI_xCR1_OUTDRIV_Pos)

#define	SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk

#define	SAI_xCR1_SAIEN_Pos (16U)

#define	SAI_xCR1_SAIEN_Msk (0x1UL << SAI_xCR1_SAIEN_Pos)

#define	SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk

#define	SAI_xCR1_DMAEN_Pos (17U)

#define	SAI_xCR1_DMAEN_Msk (0x1UL << SAI_xCR1_DMAEN_Pos)

#define	SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk

#define	SAI_xCR1_NODIV_Pos (19U)

#define	SAI_xCR1_NODIV_Msk (0x1UL << SAI_xCR1_NODIV_Pos)

#define	SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk

#define	SAI_xCR1_MCKDIV_Pos (20U)

#define	SAI_xCR1_MCKDIV_Msk (0x3FUL << SAI_xCR1_MCKDIV_Pos)

#define	SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk

#define	SAI_xCR1_MCKDIV_0 (0x00100000U)

#define	SAI_xCR1_MCKDIV_1 (0x00200000U)

#define	SAI_xCR1_MCKDIV_2 (0x00400000U)

#define	SAI_xCR1_MCKDIV_3 (0x00800000U)

#define	SAI_xCR1_MCKDIV_4 (0x01000000U)

#define	SAI_xCR1_MCKDIV_5 (0x02000000U)

#define	SAI_xCR1_OSR_Pos (26U)

#define	SAI_xCR1_OSR_Msk (0x1UL << SAI_xCR1_OSR_Pos)

#define	SAI_xCR1_OSR SAI_xCR1_OSR_Msk

#define	SAI_xCR1_MCKEN_Pos (27U)

#define	SAI_xCR1_MCKEN_Msk (0x1UL << SAI_xCR1_MCKEN_Pos)

#define	SAI_xCR1_MCKEN SAI_xCR1_MCKEN_Msk

#define	SAI_xCR2_FTH_Pos (0U)

#define	SAI_xCR2_FTH_Msk (0x7UL << SAI_xCR2_FTH_Pos)

#define	SAI_xCR2_FTH SAI_xCR2_FTH_Msk

#define	SAI_xCR2_FTH_0 (0x1UL << SAI_xCR2_FTH_Pos)

#define	SAI_xCR2_FTH_1 (0x2UL << SAI_xCR2_FTH_Pos)

#define	SAI_xCR2_FTH_2 (0x4UL << SAI_xCR2_FTH_Pos)

#define	SAI_xCR2_FFLUSH_Pos (3U)

#define	SAI_xCR2_FFLUSH_Msk (0x1UL << SAI_xCR2_FFLUSH_Pos)

#define	SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk

#define	SAI_xCR2_TRIS_Pos (4U)

#define	SAI_xCR2_TRIS_Msk (0x1UL << SAI_xCR2_TRIS_Pos)

#define	SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk

#define	SAI_xCR2_MUTE_Pos (5U)

#define	SAI_xCR2_MUTE_Msk (0x1UL << SAI_xCR2_MUTE_Pos)

#define	SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk

#define	SAI_xCR2_MUTEVAL_Pos (6U)

#define	SAI_xCR2_MUTEVAL_Msk (0x1UL << SAI_xCR2_MUTEVAL_Pos)

#define	SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk

#define	SAI_xCR2_MUTECNT_Pos (7U)

#define	SAI_xCR2_MUTECNT_Msk (0x3FUL << SAI_xCR2_MUTECNT_Pos)

#define	SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk

#define	SAI_xCR2_MUTECNT_0 (0x01UL << SAI_xCR2_MUTECNT_Pos)

#define	SAI_xCR2_MUTECNT_1 (0x02UL << SAI_xCR2_MUTECNT_Pos)

#define	SAI_xCR2_MUTECNT_2 (0x04UL << SAI_xCR2_MUTECNT_Pos)

#define	SAI_xCR2_MUTECNT_3 (0x08UL << SAI_xCR2_MUTECNT_Pos)

#define	SAI_xCR2_MUTECNT_4 (0x10UL << SAI_xCR2_MUTECNT_Pos)

#define	SAI_xCR2_MUTECNT_5 (0x20UL << SAI_xCR2_MUTECNT_Pos)

#define	SAI_xCR2_CPL_Pos (13U)

#define	SAI_xCR2_CPL_Msk (0x1UL << SAI_xCR2_CPL_Pos)

#define	SAI_xCR2_CPL SAI_xCR2_CPL_Msk

#define	SAI_xCR2_COMP_Pos (14U)

#define	SAI_xCR2_COMP_Msk (0x3UL << SAI_xCR2_COMP_Pos)

#define	SAI_xCR2_COMP SAI_xCR2_COMP_Msk

#define	SAI_xCR2_COMP_0 (0x1UL << SAI_xCR2_COMP_Pos)

#define	SAI_xCR2_COMP_1 (0x2UL << SAI_xCR2_COMP_Pos)

#define	SAI_xFRCR_FRL_Pos (0U)

#define	SAI_xFRCR_FRL_Msk (0xFFUL << SAI_xFRCR_FRL_Pos)

#define	SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk

#define	SAI_xFRCR_FRL_0 (0x01UL << SAI_xFRCR_FRL_Pos)

#define	SAI_xFRCR_FRL_1 (0x02UL << SAI_xFRCR_FRL_Pos)

#define	SAI_xFRCR_FRL_2 (0x04UL << SAI_xFRCR_FRL_Pos)

#define	SAI_xFRCR_FRL_3 (0x08UL << SAI_xFRCR_FRL_Pos)

#define	SAI_xFRCR_FRL_4 (0x10UL << SAI_xFRCR_FRL_Pos)

#define	SAI_xFRCR_FRL_5 (0x20UL << SAI_xFRCR_FRL_Pos)

#define	SAI_xFRCR_FRL_6 (0x40UL << SAI_xFRCR_FRL_Pos)

#define	SAI_xFRCR_FRL_7 (0x80UL << SAI_xFRCR_FRL_Pos)

#define	SAI_xFRCR_FSALL_Pos (8U)

#define	SAI_xFRCR_FSALL_Msk (0x7FUL << SAI_xFRCR_FSALL_Pos)

#define	SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk

#define	SAI_xFRCR_FSALL_0 (0x01UL << SAI_xFRCR_FSALL_Pos)

#define	SAI_xFRCR_FSALL_1 (0x02UL << SAI_xFRCR_FSALL_Pos)

#define	SAI_xFRCR_FSALL_2 (0x04UL << SAI_xFRCR_FSALL_Pos)

#define	SAI_xFRCR_FSALL_3 (0x08UL << SAI_xFRCR_FSALL_Pos)

#define	SAI_xFRCR_FSALL_4 (0x10UL << SAI_xFRCR_FSALL_Pos)

#define	SAI_xFRCR_FSALL_5 (0x20UL << SAI_xFRCR_FSALL_Pos)

#define	SAI_xFRCR_FSALL_6 (0x40UL << SAI_xFRCR_FSALL_Pos)

#define	SAI_xFRCR_FSDEF_Pos (16U)

#define	SAI_xFRCR_FSDEF_Msk (0x1UL << SAI_xFRCR_FSDEF_Pos)

#define	SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk

#define	SAI_xFRCR_FSPOL_Pos (17U)

#define	SAI_xFRCR_FSPOL_Msk (0x1UL << SAI_xFRCR_FSPOL_Pos)

#define	SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk

#define	SAI_xFRCR_FSOFF_Pos (18U)

#define	SAI_xFRCR_FSOFF_Msk (0x1UL << SAI_xFRCR_FSOFF_Pos)

#define	SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk

#define	SAI_xSLOTR_FBOFF_Pos (0U)

#define	SAI_xSLOTR_FBOFF_Msk (0x1FUL << SAI_xSLOTR_FBOFF_Pos)

#define	SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk

#define	SAI_xSLOTR_FBOFF_0 (0x01UL << SAI_xSLOTR_FBOFF_Pos)

#define	SAI_xSLOTR_FBOFF_1 (0x02UL << SAI_xSLOTR_FBOFF_Pos)

#define	SAI_xSLOTR_FBOFF_2 (0x04UL << SAI_xSLOTR_FBOFF_Pos)

#define	SAI_xSLOTR_FBOFF_3 (0x08UL << SAI_xSLOTR_FBOFF_Pos)

#define	SAI_xSLOTR_FBOFF_4 (0x10UL << SAI_xSLOTR_FBOFF_Pos)

#define	SAI_xSLOTR_SLOTSZ_Pos (6U)

#define	SAI_xSLOTR_SLOTSZ_Msk (0x3UL << SAI_xSLOTR_SLOTSZ_Pos)

#define	SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk

#define	SAI_xSLOTR_SLOTSZ_0 (0x1UL << SAI_xSLOTR_SLOTSZ_Pos)

#define	SAI_xSLOTR_SLOTSZ_1 (0x2UL << SAI_xSLOTR_SLOTSZ_Pos)

#define	SAI_xSLOTR_NBSLOT_Pos (8U)

#define	SAI_xSLOTR_NBSLOT_Msk (0xFUL << SAI_xSLOTR_NBSLOT_Pos)

#define	SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk

#define	SAI_xSLOTR_NBSLOT_0 (0x1UL << SAI_xSLOTR_NBSLOT_Pos)

#define	SAI_xSLOTR_NBSLOT_1 (0x2UL << SAI_xSLOTR_NBSLOT_Pos)

#define	SAI_xSLOTR_NBSLOT_2 (0x4UL << SAI_xSLOTR_NBSLOT_Pos)

#define	SAI_xSLOTR_NBSLOT_3 (0x8UL << SAI_xSLOTR_NBSLOT_Pos)

#define	SAI_xSLOTR_SLOTEN_Pos (16U)

#define	SAI_xSLOTR_SLOTEN_Msk (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos)

#define	SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk

#define	SAI_xIMR_OVRUDRIE_Pos (0U)

#define	SAI_xIMR_OVRUDRIE_Msk (0x1UL << SAI_xIMR_OVRUDRIE_Pos)

#define	SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk

#define	SAI_xIMR_MUTEDETIE_Pos (1U)

#define	SAI_xIMR_MUTEDETIE_Msk (0x1UL << SAI_xIMR_MUTEDETIE_Pos)

#define	SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk

#define	SAI_xIMR_WCKCFGIE_Pos (2U)

#define	SAI_xIMR_WCKCFGIE_Msk (0x1UL << SAI_xIMR_WCKCFGIE_Pos)

#define	SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk

#define	SAI_xIMR_FREQIE_Pos (3U)

#define	SAI_xIMR_FREQIE_Msk (0x1UL << SAI_xIMR_FREQIE_Pos)

#define	SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk

#define	SAI_xIMR_CNRDYIE_Pos (4U)

#define	SAI_xIMR_CNRDYIE_Msk (0x1UL << SAI_xIMR_CNRDYIE_Pos)

#define	SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk

#define	SAI_xIMR_AFSDETIE_Pos (5U)

#define	SAI_xIMR_AFSDETIE_Msk (0x1UL << SAI_xIMR_AFSDETIE_Pos)

#define	SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk

#define	SAI_xIMR_LFSDETIE_Pos (6U)

#define	SAI_xIMR_LFSDETIE_Msk (0x1UL << SAI_xIMR_LFSDETIE_Pos)

#define	SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk

#define	SAI_xSR_OVRUDR_Pos (0U)

#define	SAI_xSR_OVRUDR_Msk (0x1UL << SAI_xSR_OVRUDR_Pos)

#define	SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk

#define	SAI_xSR_MUTEDET_Pos (1U)

#define	SAI_xSR_MUTEDET_Msk (0x1UL << SAI_xSR_MUTEDET_Pos)

#define	SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk

#define	SAI_xSR_WCKCFG_Pos (2U)

#define	SAI_xSR_WCKCFG_Msk (0x1UL << SAI_xSR_WCKCFG_Pos)

#define	SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk

#define	SAI_xSR_FREQ_Pos (3U)

#define	SAI_xSR_FREQ_Msk (0x1UL << SAI_xSR_FREQ_Pos)

#define	SAI_xSR_FREQ SAI_xSR_FREQ_Msk

#define	SAI_xSR_CNRDY_Pos (4U)

#define	SAI_xSR_CNRDY_Msk (0x1UL << SAI_xSR_CNRDY_Pos)

#define	SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk

#define	SAI_xSR_AFSDET_Pos (5U)

#define	SAI_xSR_AFSDET_Msk (0x1UL << SAI_xSR_AFSDET_Pos)

#define	SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk

#define	SAI_xSR_LFSDET_Pos (6U)

#define	SAI_xSR_LFSDET_Msk (0x1UL << SAI_xSR_LFSDET_Pos)

#define	SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk

#define	SAI_xSR_FLVL_Pos (16U)

#define	SAI_xSR_FLVL_Msk (0x7UL << SAI_xSR_FLVL_Pos)

#define	SAI_xSR_FLVL SAI_xSR_FLVL_Msk

#define	SAI_xSR_FLVL_0 (0x1UL << SAI_xSR_FLVL_Pos)

#define	SAI_xSR_FLVL_1 (0x2UL << SAI_xSR_FLVL_Pos)

#define	SAI_xSR_FLVL_2 (0x4UL << SAI_xSR_FLVL_Pos)

#define	SAI_xCLRFR_COVRUDR_Pos (0U)

#define	SAI_xCLRFR_COVRUDR_Msk (0x1UL << SAI_xCLRFR_COVRUDR_Pos)

#define	SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk

#define	SAI_xCLRFR_CMUTEDET_Pos (1U)

#define	SAI_xCLRFR_CMUTEDET_Msk (0x1UL << SAI_xCLRFR_CMUTEDET_Pos)

#define	SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk

#define	SAI_xCLRFR_CWCKCFG_Pos (2U)

#define	SAI_xCLRFR_CWCKCFG_Msk (0x1UL << SAI_xCLRFR_CWCKCFG_Pos)

#define	SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk

#define	SAI_xCLRFR_CFREQ_Pos (3U)

#define	SAI_xCLRFR_CFREQ_Msk (0x1UL << SAI_xCLRFR_CFREQ_Pos)

#define	SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk

#define	SAI_xCLRFR_CCNRDY_Pos (4U)

#define	SAI_xCLRFR_CCNRDY_Msk (0x1UL << SAI_xCLRFR_CCNRDY_Pos)

#define	SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk

#define	SAI_xCLRFR_CAFSDET_Pos (5U)

#define	SAI_xCLRFR_CAFSDET_Msk (0x1UL << SAI_xCLRFR_CAFSDET_Pos)

#define	SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk

#define	SAI_xCLRFR_CLFSDET_Pos (6U)

#define	SAI_xCLRFR_CLFSDET_Msk (0x1UL << SAI_xCLRFR_CLFSDET_Pos)

#define	SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk

#define	SAI_xDR_DATA_Pos (0U)

#define	SAI_xDR_DATA_Msk (0xFFFFFFFFUL << SAI_xDR_DATA_Pos)

#define	SAI_xDR_DATA SAI_xDR_DATA_Msk

#define	SAI_PDMCR_PDMEN_Pos (0U)

#define	SAI_PDMCR_PDMEN_Msk (0x1UL << SAI_PDMCR_PDMEN_Pos)

#define	SAI_PDMCR_PDMEN SAI_PDMCR_PDMEN_Msk

#define	SAI_PDMCR_MICNBR_Pos (4U)

#define	SAI_PDMCR_MICNBR_Msk (0x3UL << SAI_PDMCR_MICNBR_Pos)

#define	SAI_PDMCR_MICNBR SAI_PDMCR_MICNBR_Msk

#define	SAI_PDMCR_MICNBR_0 (0x1UL << SAI_PDMCR_MICNBR_Pos)

#define	SAI_PDMCR_MICNBR_1 (0x2UL << SAI_PDMCR_MICNBR_Pos)

#define	SAI_PDMCR_CKEN1_Pos (8U)

#define	SAI_PDMCR_CKEN1_Msk (0x1UL << SAI_PDMCR_CKEN1_Pos)

#define	SAI_PDMCR_CKEN1 SAI_PDMCR_CKEN1_Msk

#define	SAI_PDMCR_CKEN2_Pos (9U)

#define	SAI_PDMCR_CKEN2_Msk (0x1UL << SAI_PDMCR_CKEN2_Pos)

#define	SAI_PDMCR_CKEN2 SAI_PDMCR_CKEN2_Msk

#define	SAI_PDMCR_CKEN3_Pos (10U)

#define	SAI_PDMCR_CKEN3_Msk (0x1UL << SAI_PDMCR_CKEN3_Pos)

#define	SAI_PDMCR_CKEN3 SAI_PDMCR_CKEN3_Msk

#define	SAI_PDMCR_CKEN4_Pos (11U)

#define	SAI_PDMCR_CKEN4_Msk (0x1UL << SAI_PDMCR_CKEN4_Pos)

#define	SAI_PDMCR_CKEN4 SAI_PDMCR_CKEN4_Msk

#define	SAI_PDMDLY_DLYM1L_Pos (0U)

#define	SAI_PDMDLY_DLYM1L_Msk (0x7UL << SAI_PDMDLY_DLYM1L_Pos)

#define	SAI_PDMDLY_DLYM1L SAI_PDMDLY_DLYM1L_Msk

#define	SAI_PDMDLY_DLYM1L_0 (0x1UL << SAI_PDMDLY_DLYM1L_Pos)

#define	SAI_PDMDLY_DLYM1L_1 (0x2UL << SAI_PDMDLY_DLYM1L_Pos)

#define	SAI_PDMDLY_DLYM1L_2 (0x4UL << SAI_PDMDLY_DLYM1L_Pos)

#define	SAI_PDMDLY_DLYM1R_Pos (4U)

#define	SAI_PDMDLY_DLYM1R_Msk (0x7UL << SAI_PDMDLY_DLYM1R_Pos)

#define	SAI_PDMDLY_DLYM1R SAI_PDMDLY_DLYM1R_Msk

#define	SAI_PDMDLY_DLYM1R_0 (0x1UL << SAI_PDMDLY_DLYM1R_Pos)

#define	SAI_PDMDLY_DLYM1R_1 (0x2UL << SAI_PDMDLY_DLYM1R_Pos)

#define	SAI_PDMDLY_DLYM1R_2 (0x4UL << SAI_PDMDLY_DLYM1R_Pos)

#define	SAI_PDMDLY_DLYM2L_Pos (8U)

#define	SAI_PDMDLY_DLYM2L_Msk (0x7UL << SAI_PDMDLY_DLYM2L_Pos)

#define	SAI_PDMDLY_DLYM2L SAI_PDMDLY_DLYM2L_Msk

#define	SAI_PDMDLY_DLYM2L_0 (0x1UL << SAI_PDMDLY_DLYM2L_Pos)

#define	SAI_PDMDLY_DLYM2L_1 (0x2UL << SAI_PDMDLY_DLYM2L_Pos)

#define	SAI_PDMDLY_DLYM2L_2 (0x4UL << SAI_PDMDLY_DLYM2L_Pos)

#define	SAI_PDMDLY_DLYM2R_Pos (12U)

#define	SAI_PDMDLY_DLYM2R_Msk (0x7UL << SAI_PDMDLY_DLYM2R_Pos)

#define	SAI_PDMDLY_DLYM2R SAI_PDMDLY_DLYM2R_Msk

#define	SAI_PDMDLY_DLYM2R_0 (0x1UL << SAI_PDMDLY_DLYM2R_Pos)

#define	SAI_PDMDLY_DLYM2R_1 (0x2UL << SAI_PDMDLY_DLYM2R_Pos)

#define	SAI_PDMDLY_DLYM2R_2 (0x4UL << SAI_PDMDLY_DLYM2R_Pos)

#define	SAI_PDMDLY_DLYM3L_Pos (16U)

#define	SAI_PDMDLY_DLYM3L_Msk (0x7UL << SAI_PDMDLY_DLYM3L_Pos)

#define	SAI_PDMDLY_DLYM3L SAI_PDMDLY_DLYM3L_Msk

#define	SAI_PDMDLY_DLYM3L_0 (0x1UL << SAI_PDMDLY_DLYM3L_Pos)

#define	SAI_PDMDLY_DLYM3L_1 (0x2UL << SAI_PDMDLY_DLYM3L_Pos)

#define	SAI_PDMDLY_DLYM3L_2 (0x4UL << SAI_PDMDLY_DLYM3L_Pos)

#define	SAI_PDMDLY_DLYM3R_Pos (20U)

#define	SAI_PDMDLY_DLYM3R_Msk (0x7UL << SAI_PDMDLY_DLYM3R_Pos)

#define	SAI_PDMDLY_DLYM3R SAI_PDMDLY_DLYM3R_Msk

#define	SAI_PDMDLY_DLYM3R_0 (0x1UL << SAI_PDMDLY_DLYM3R_Pos)

#define	SAI_PDMDLY_DLYM3R_1 (0x2UL << SAI_PDMDLY_DLYM3R_Pos)

#define	SAI_PDMDLY_DLYM3R_2 (0x4UL << SAI_PDMDLY_DLYM3R_Pos)

#define	SAI_PDMDLY_DLYM4L_Pos (24U)

#define	SAI_PDMDLY_DLYM4L_Msk (0x7UL << SAI_PDMDLY_DLYM4L_Pos)

#define	SAI_PDMDLY_DLYM4L SAI_PDMDLY_DLYM4L_Msk

#define	SAI_PDMDLY_DLYM4L_0 (0x1UL << SAI_PDMDLY_DLYM4L_Pos)

#define	SAI_PDMDLY_DLYM4L_1 (0x2UL << SAI_PDMDLY_DLYM4L_Pos)

#define	SAI_PDMDLY_DLYM4L_2 (0x4UL << SAI_PDMDLY_DLYM4L_Pos)

#define	SAI_PDMDLY_DLYM4R_Pos (28U)

#define	SAI_PDMDLY_DLYM4R_Msk (0x7UL << SAI_PDMDLY_DLYM4R_Pos)

#define	SAI_PDMDLY_DLYM4R SAI_PDMDLY_DLYM4R_Msk

#define	SAI_PDMDLY_DLYM4R_0 (0x1UL << SAI_PDMDLY_DLYM4R_Pos)

#define	SAI_PDMDLY_DLYM4R_1 (0x2UL << SAI_PDMDLY_DLYM4R_Pos)

#define	SAI_PDMDLY_DLYM4R_2 (0x4UL << SAI_PDMDLY_DLYM4R_Pos)

#define	SPI_I2S_SUPPORT

#define	SPI_CR1_CPHA_Pos (0U)

#define	SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos)

#define	SPI_CR1_CPHA SPI_CR1_CPHA_Msk

#define	SPI_CR1_CPOL_Pos (1U)

#define	SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos)

#define	SPI_CR1_CPOL SPI_CR1_CPOL_Msk

#define	SPI_CR1_MSTR_Pos (2U)

#define	SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos)

#define	SPI_CR1_MSTR SPI_CR1_MSTR_Msk

#define	SPI_CR1_BR_Pos (3U)

#define	SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos)

#define	SPI_CR1_BR SPI_CR1_BR_Msk

#define	SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos)

#define	SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos)

#define	SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos)

#define	SPI_CR1_SPE_Pos (6U)

#define	SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos)

#define	SPI_CR1_SPE SPI_CR1_SPE_Msk

#define	SPI_CR1_LSBFIRST_Pos (7U)

#define	SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos)

#define	SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk

#define	SPI_CR1_SSI_Pos (8U)

#define	SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos)

#define	SPI_CR1_SSI SPI_CR1_SSI_Msk

#define	SPI_CR1_SSM_Pos (9U)

#define	SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos)

#define	SPI_CR1_SSM SPI_CR1_SSM_Msk

#define	SPI_CR1_RXONLY_Pos (10U)

#define	SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos)

#define	SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk

#define	SPI_CR1_CRCL_Pos (11U)

#define	SPI_CR1_CRCL_Msk (0x1UL << SPI_CR1_CRCL_Pos)

#define	SPI_CR1_CRCL SPI_CR1_CRCL_Msk

#define	SPI_CR1_CRCNEXT_Pos (12U)

#define	SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos)

#define	SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk

#define	SPI_CR1_CRCEN_Pos (13U)

#define	SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos)

#define	SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk

#define	SPI_CR1_BIDIOE_Pos (14U)

#define	SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos)

#define	SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk

#define	SPI_CR1_BIDIMODE_Pos (15U)

#define	SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos)

#define	SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk

#define	SPI_CR2_RXDMAEN_Pos (0U)

#define	SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos)

#define	SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk

#define	SPI_CR2_TXDMAEN_Pos (1U)

#define	SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos)

#define	SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk

#define	SPI_CR2_SSOE_Pos (2U)

#define	SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos)

#define	SPI_CR2_SSOE SPI_CR2_SSOE_Msk

#define	SPI_CR2_NSSP_Pos (3U)

#define	SPI_CR2_NSSP_Msk (0x1UL << SPI_CR2_NSSP_Pos)

#define	SPI_CR2_NSSP SPI_CR2_NSSP_Msk

#define	SPI_CR2_FRF_Pos (4U)

#define	SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos)

#define	SPI_CR2_FRF SPI_CR2_FRF_Msk

#define	SPI_CR2_ERRIE_Pos (5U)

#define	SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos)

#define	SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk

#define	SPI_CR2_RXNEIE_Pos (6U)

#define	SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos)

#define	SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk

#define	SPI_CR2_TXEIE_Pos (7U)

#define	SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos)

#define	SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk

#define	SPI_CR2_DS_Pos (8U)

#define	SPI_CR2_DS_Msk (0xFUL << SPI_CR2_DS_Pos)

#define	SPI_CR2_DS SPI_CR2_DS_Msk

#define	SPI_CR2_DS_0 (0x1UL << SPI_CR2_DS_Pos)

#define	SPI_CR2_DS_1 (0x2UL << SPI_CR2_DS_Pos)

#define	SPI_CR2_DS_2 (0x4UL << SPI_CR2_DS_Pos)

#define	SPI_CR2_DS_3 (0x8UL << SPI_CR2_DS_Pos)

#define	SPI_CR2_FRXTH_Pos (12U)

#define	SPI_CR2_FRXTH_Msk (0x1UL << SPI_CR2_FRXTH_Pos)

#define	SPI_CR2_FRXTH SPI_CR2_FRXTH_Msk

#define	SPI_CR2_LDMARX_Pos (13U)

#define	SPI_CR2_LDMARX_Msk (0x1UL << SPI_CR2_LDMARX_Pos)

#define	SPI_CR2_LDMARX SPI_CR2_LDMARX_Msk

#define	SPI_CR2_LDMATX_Pos (14U)

#define	SPI_CR2_LDMATX_Msk (0x1UL << SPI_CR2_LDMATX_Pos)

#define	SPI_CR2_LDMATX SPI_CR2_LDMATX_Msk

#define	SPI_SR_RXNE_Pos (0U)

#define	SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos)

#define	SPI_SR_RXNE SPI_SR_RXNE_Msk

#define	SPI_SR_TXE_Pos (1U)

#define	SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos)

#define	SPI_SR_TXE SPI_SR_TXE_Msk

#define	SPI_SR_CHSIDE_Pos (2U)

#define	SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos)

#define	SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk

#define	SPI_SR_UDR_Pos (3U)

#define	SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos)

#define	SPI_SR_UDR SPI_SR_UDR_Msk

#define	SPI_SR_CRCERR_Pos (4U)

#define	SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos)

#define	SPI_SR_CRCERR SPI_SR_CRCERR_Msk

#define	SPI_SR_MODF_Pos (5U)

#define	SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos)

#define	SPI_SR_MODF SPI_SR_MODF_Msk

#define	SPI_SR_OVR_Pos (6U)

#define	SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos)

#define	SPI_SR_OVR SPI_SR_OVR_Msk

#define	SPI_SR_BSY_Pos (7U)

#define	SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos)

#define	SPI_SR_BSY SPI_SR_BSY_Msk

#define	SPI_SR_FRE_Pos (8U)

#define	SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos)

#define	SPI_SR_FRE SPI_SR_FRE_Msk

#define	SPI_SR_FRLVL_Pos (9U)

#define	SPI_SR_FRLVL_Msk (0x3UL << SPI_SR_FRLVL_Pos)

#define	SPI_SR_FRLVL SPI_SR_FRLVL_Msk

#define	SPI_SR_FRLVL_0 (0x1UL << SPI_SR_FRLVL_Pos)

#define	SPI_SR_FRLVL_1 (0x2UL << SPI_SR_FRLVL_Pos)

#define	SPI_SR_FTLVL_Pos (11U)

#define	SPI_SR_FTLVL_Msk (0x3UL << SPI_SR_FTLVL_Pos)

#define	SPI_SR_FTLVL SPI_SR_FTLVL_Msk

#define	SPI_SR_FTLVL_0 (0x1UL << SPI_SR_FTLVL_Pos)

#define	SPI_SR_FTLVL_1 (0x2UL << SPI_SR_FTLVL_Pos)

#define	SPI_DR_DR_Pos (0U)

#define	SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos)

#define	SPI_DR_DR SPI_DR_DR_Msk

#define	SPI_CRCPR_CRCPOLY_Pos (0U)

#define	SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)

#define	SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk

#define	SPI_RXCRCR_RXCRC_Pos (0U)

#define	SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)

#define	SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk

#define	SPI_TXCRCR_TXCRC_Pos (0U)

#define	SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)

#define	SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk

#define	SPI_I2SCFGR_CHLEN_Pos (0U)

#define	SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos)

#define	SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk

#define	SPI_I2SCFGR_DATLEN_Pos (1U)

#define	SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos)

#define	SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk

#define	SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos)

#define	SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos)

#define	SPI_I2SCFGR_CKPOL_Pos (3U)

#define	SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos)

#define	SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk

#define	SPI_I2SCFGR_I2SSTD_Pos (4U)

#define	SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)

#define	SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk

#define	SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)

#define	SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)

#define	SPI_I2SCFGR_PCMSYNC_Pos (7U)

#define	SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)

#define	SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk

#define	SPI_I2SCFGR_I2SCFG_Pos (8U)

#define	SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)

#define	SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk

#define	SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)

#define	SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)

#define	SPI_I2SCFGR_I2SE_Pos (10U)

#define	SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos)

#define	SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk

#define	SPI_I2SCFGR_I2SMOD_Pos (11U)

#define	SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)

#define	SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk

#define	SPI_I2SCFGR_ASTRTEN_Pos (12U)

#define	SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos)

#define	SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk

#define	SPI_I2SPR_I2SDIV_Pos (0U)

#define	SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos)

#define	SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk

#define	SPI_I2SPR_ODD_Pos (8U)

#define	SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos)

#define	SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk

#define	SPI_I2SPR_MCKOE_Pos (9U)

#define	SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos)

#define	SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk

#define	SYSCFG_MEMRMP_MEM_MODE_Pos (0U)

#define	SYSCFG_MEMRMP_MEM_MODE_Msk (0x7UL << SYSCFG_MEMRMP_MEM_MODE_Pos)

#define	SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk

#define	SYSCFG_MEMRMP_MEM_MODE_0 (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos)

#define	SYSCFG_MEMRMP_MEM_MODE_1 (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos)

#define	SYSCFG_MEMRMP_MEM_MODE_2 (0x4UL << SYSCFG_MEMRMP_MEM_MODE_Pos)

#define	SYSCFG_MEMRMP_FB_MODE_Pos (8U)

#define	SYSCFG_MEMRMP_FB_MODE_Msk (0x1UL << SYSCFG_MEMRMP_FB_MODE_Pos)

#define	SYSCFG_MEMRMP_FB_MODE SYSCFG_MEMRMP_FB_MODE_Msk

#define	SYSCFG_CFGR1_BOOSTEN_Pos (8U)

#define	SYSCFG_CFGR1_BOOSTEN_Msk (0x1UL << SYSCFG_CFGR1_BOOSTEN_Pos)

#define	SYSCFG_CFGR1_BOOSTEN SYSCFG_CFGR1_BOOSTEN_Msk

#define	SYSCFG_CFGR1_ANASWVDD_Pos (9U)

#define	SYSCFG_CFGR1_ANASWVDD_Msk (0x1UL << SYSCFG_CFGR1_ANASWVDD_Pos)

#define	SYSCFG_CFGR1_ANASWVDD SYSCFG_CFGR1_ANASWVDD_Msk

#define	SYSCFG_CFGR1_I2C_PB6_FMP_Pos (16U)

#define	SYSCFG_CFGR1_I2C_PB6_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C_PB6_FMP_Pos)

#define	SYSCFG_CFGR1_I2C_PB6_FMP SYSCFG_CFGR1_I2C_PB6_FMP_Msk

#define	SYSCFG_CFGR1_I2C_PB7_FMP_Pos (17U)

#define	SYSCFG_CFGR1_I2C_PB7_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C_PB7_FMP_Pos)

#define	SYSCFG_CFGR1_I2C_PB7_FMP SYSCFG_CFGR1_I2C_PB7_FMP_Msk

#define	SYSCFG_CFGR1_I2C_PB8_FMP_Pos (18U)

#define	SYSCFG_CFGR1_I2C_PB8_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C_PB8_FMP_Pos)

#define	SYSCFG_CFGR1_I2C_PB8_FMP SYSCFG_CFGR1_I2C_PB8_FMP_Msk

#define	SYSCFG_CFGR1_I2C_PB9_FMP_Pos (19U)

#define	SYSCFG_CFGR1_I2C_PB9_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C_PB9_FMP_Pos)

#define	SYSCFG_CFGR1_I2C_PB9_FMP SYSCFG_CFGR1_I2C_PB9_FMP_Msk

#define	SYSCFG_CFGR1_I2C1_FMP_Pos (20U)

#define	SYSCFG_CFGR1_I2C1_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C1_FMP_Pos)

#define	SYSCFG_CFGR1_I2C1_FMP SYSCFG_CFGR1_I2C1_FMP_Msk

#define	SYSCFG_CFGR1_I2C2_FMP_Pos (21U)

#define	SYSCFG_CFGR1_I2C2_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C2_FMP_Pos)

#define	SYSCFG_CFGR1_I2C2_FMP SYSCFG_CFGR1_I2C2_FMP_Msk

#define	SYSCFG_CFGR1_I2C3_FMP_Pos (22U)

#define	SYSCFG_CFGR1_I2C3_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C3_FMP_Pos)

#define	SYSCFG_CFGR1_I2C3_FMP SYSCFG_CFGR1_I2C3_FMP_Msk

#define	SYSCFG_CFGR1_I2C4_FMP_Pos (23U)

#define	SYSCFG_CFGR1_I2C4_FMP_Msk (0x1UL << SYSCFG_CFGR1_I2C4_FMP_Pos)

#define	SYSCFG_CFGR1_I2C4_FMP SYSCFG_CFGR1_I2C4_FMP_Msk

#define	SYSCFG_CFGR1_FPU_IE_0 (0x04000000U)

#define	SYSCFG_CFGR1_FPU_IE_1 (0x08000000U)

#define	SYSCFG_CFGR1_FPU_IE_2 (0x10000000U)

#define	SYSCFG_CFGR1_FPU_IE_3 (0x20000000U)

#define	SYSCFG_CFGR1_FPU_IE_4 (0x40000000U)

#define	SYSCFG_CFGR1_FPU_IE_5 (0x80000000U)

#define	SYSCFG_EXTICR1_EXTI0_Pos (0U)

#define	SYSCFG_EXTICR1_EXTI0_Msk (0x7UL << SYSCFG_EXTICR1_EXTI0_Pos)

#define	SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk

#define	SYSCFG_EXTICR1_EXTI1_Pos (4U)

#define	SYSCFG_EXTICR1_EXTI1_Msk (0x7UL << SYSCFG_EXTICR1_EXTI1_Pos)

#define	SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk

#define	SYSCFG_EXTICR1_EXTI2_Pos (8U)

#define	SYSCFG_EXTICR1_EXTI2_Msk (0x7UL << SYSCFG_EXTICR1_EXTI2_Pos)

#define	SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk

#define	SYSCFG_EXTICR1_EXTI3_Pos (12U)

#define	SYSCFG_EXTICR1_EXTI3_Msk (0x7UL << SYSCFG_EXTICR1_EXTI3_Pos)

#define	SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk

#define	SYSCFG_EXTICR1_EXTI0_PA (0x00000000U)
	EXTI0 configuration. More...

#define	SYSCFG_EXTICR1_EXTI0_PB (0x00000001U)

#define	SYSCFG_EXTICR1_EXTI0_PC (0x00000002U)

#define	SYSCFG_EXTICR1_EXTI0_PD (0x00000003U)

#define	SYSCFG_EXTICR1_EXTI0_PE (0x00000004U)

#define	SYSCFG_EXTICR1_EXTI0_PF (0x00000005U)

#define	SYSCFG_EXTICR1_EXTI0_PG (0x00000006U)

#define	SYSCFG_EXTICR1_EXTI1_PA (0x00000000U)
	EXTI1 configuration. More...

#define	SYSCFG_EXTICR1_EXTI1_PB (0x00000010U)

#define	SYSCFG_EXTICR1_EXTI1_PC (0x00000020U)

#define	SYSCFG_EXTICR1_EXTI1_PD (0x00000030U)

#define	SYSCFG_EXTICR1_EXTI1_PE (0x00000040U)

#define	SYSCFG_EXTICR1_EXTI1_PF (0x00000050U)

#define	SYSCFG_EXTICR1_EXTI1_PG (0x00000060U)

#define	SYSCFG_EXTICR1_EXTI2_PA (0x00000000U)
	EXTI2 configuration. More...

#define	SYSCFG_EXTICR1_EXTI2_PB (0x00000100U)

#define	SYSCFG_EXTICR1_EXTI2_PC (0x00000200U)

#define	SYSCFG_EXTICR1_EXTI2_PD (0x00000300U)

#define	SYSCFG_EXTICR1_EXTI2_PE (0x00000400U)

#define	SYSCFG_EXTICR1_EXTI2_PF (0x00000500U)

#define	SYSCFG_EXTICR1_EXTI2_PG (0x00000600U)

#define	SYSCFG_EXTICR1_EXTI3_PA (0x00000000U)
	EXTI3 configuration. More...

#define	SYSCFG_EXTICR1_EXTI3_PB (0x00001000U)

#define	SYSCFG_EXTICR1_EXTI3_PC (0x00002000U)

#define	SYSCFG_EXTICR1_EXTI3_PD (0x00003000U)

#define	SYSCFG_EXTICR1_EXTI3_PE (0x00004000U)

#define	SYSCFG_EXTICR1_EXTI3_PF (0x00005000U)

#define	SYSCFG_EXTICR1_EXTI3_PG (0x00006000U)

#define	SYSCFG_EXTICR2_EXTI4_Pos (0U)

#define	SYSCFG_EXTICR2_EXTI4_Msk (0x7UL << SYSCFG_EXTICR2_EXTI4_Pos)

#define	SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk

#define	SYSCFG_EXTICR2_EXTI5_Pos (4U)

#define	SYSCFG_EXTICR2_EXTI5_Msk (0x7UL << SYSCFG_EXTICR2_EXTI5_Pos)

#define	SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk

#define	SYSCFG_EXTICR2_EXTI6_Pos (8U)

#define	SYSCFG_EXTICR2_EXTI6_Msk (0x7UL << SYSCFG_EXTICR2_EXTI6_Pos)

#define	SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk

#define	SYSCFG_EXTICR2_EXTI7_Pos (12U)

#define	SYSCFG_EXTICR2_EXTI7_Msk (0x7UL << SYSCFG_EXTICR2_EXTI7_Pos)

#define	SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk

#define	SYSCFG_EXTICR2_EXTI4_PA (0x00000000U)
	EXTI4 configuration. More...

#define	SYSCFG_EXTICR2_EXTI4_PB (0x00000001U)

#define	SYSCFG_EXTICR2_EXTI4_PC (0x00000002U)

#define	SYSCFG_EXTICR2_EXTI4_PD (0x00000003U)

#define	SYSCFG_EXTICR2_EXTI4_PE (0x00000004U)

#define	SYSCFG_EXTICR2_EXTI4_PF (0x00000005U)

#define	SYSCFG_EXTICR2_EXTI4_PG (0x00000006U)

#define	SYSCFG_EXTICR2_EXTI5_PA (0x00000000U)
	EXTI5 configuration. More...

#define	SYSCFG_EXTICR2_EXTI5_PB (0x00000010U)

#define	SYSCFG_EXTICR2_EXTI5_PC (0x00000020U)

#define	SYSCFG_EXTICR2_EXTI5_PD (0x00000030U)

#define	SYSCFG_EXTICR2_EXTI5_PE (0x00000040U)

#define	SYSCFG_EXTICR2_EXTI5_PF (0x00000050U)

#define	SYSCFG_EXTICR2_EXTI5_PG (0x00000060U)

#define	SYSCFG_EXTICR2_EXTI6_PA (0x00000000U)
	EXTI6 configuration. More...

#define	SYSCFG_EXTICR2_EXTI6_PB (0x00000100U)

#define	SYSCFG_EXTICR2_EXTI6_PC (0x00000200U)

#define	SYSCFG_EXTICR2_EXTI6_PD (0x00000300U)

#define	SYSCFG_EXTICR2_EXTI6_PE (0x00000400U)

#define	SYSCFG_EXTICR2_EXTI6_PF (0x00000500U)

#define	SYSCFG_EXTICR2_EXTI6_PG (0x00000600U)

#define	SYSCFG_EXTICR2_EXTI7_PA (0x00000000U)
	EXTI7 configuration. More...

#define	SYSCFG_EXTICR2_EXTI7_PB (0x00001000U)

#define	SYSCFG_EXTICR2_EXTI7_PC (0x00002000U)

#define	SYSCFG_EXTICR2_EXTI7_PD (0x00003000U)

#define	SYSCFG_EXTICR2_EXTI7_PE (0x00004000U)

#define	SYSCFG_EXTICR2_EXTI7_PF (0x00005000U)

#define	SYSCFG_EXTICR2_EXTI7_PG (0x00006000U)

#define	SYSCFG_EXTICR3_EXTI8_Pos (0U)

#define	SYSCFG_EXTICR3_EXTI8_Msk (0x7UL << SYSCFG_EXTICR3_EXTI8_Pos)

#define	SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk

#define	SYSCFG_EXTICR3_EXTI9_Pos (4U)

#define	SYSCFG_EXTICR3_EXTI9_Msk (0x7UL << SYSCFG_EXTICR3_EXTI9_Pos)

#define	SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk

#define	SYSCFG_EXTICR3_EXTI10_Pos (8U)

#define	SYSCFG_EXTICR3_EXTI10_Msk (0x7UL << SYSCFG_EXTICR3_EXTI10_Pos)

#define	SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk

#define	SYSCFG_EXTICR3_EXTI11_Pos (12U)

#define	SYSCFG_EXTICR3_EXTI11_Msk (0x7UL << SYSCFG_EXTICR3_EXTI11_Pos)

#define	SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk

#define	SYSCFG_EXTICR3_EXTI8_PA (0x00000000U)
	EXTI8 configuration. More...

#define	SYSCFG_EXTICR3_EXTI8_PB (0x00000001U)

#define	SYSCFG_EXTICR3_EXTI8_PC (0x00000002U)

#define	SYSCFG_EXTICR3_EXTI8_PD (0x00000003U)

#define	SYSCFG_EXTICR3_EXTI8_PE (0x00000004U)

#define	SYSCFG_EXTICR3_EXTI8_PF (0x00000005U)

#define	SYSCFG_EXTICR3_EXTI8_PG (0x00000006U)

#define	SYSCFG_EXTICR3_EXTI9_PA (0x00000000U)
	EXTI9 configuration. More...

#define	SYSCFG_EXTICR3_EXTI9_PB (0x00000010U)

#define	SYSCFG_EXTICR3_EXTI9_PC (0x00000020U)

#define	SYSCFG_EXTICR3_EXTI9_PD (0x00000030U)

#define	SYSCFG_EXTICR3_EXTI9_PE (0x00000040U)

#define	SYSCFG_EXTICR3_EXTI9_PF (0x00000050U)

#define	SYSCFG_EXTICR3_EXTI9_PG (0x00000060U)

#define	SYSCFG_EXTICR3_EXTI10_PA (0x00000000U)
	EXTI10 configuration. More...

#define	SYSCFG_EXTICR3_EXTI10_PB (0x00000100U)

#define	SYSCFG_EXTICR3_EXTI10_PC (0x00000200U)

#define	SYSCFG_EXTICR3_EXTI10_PD (0x00000300U)

#define	SYSCFG_EXTICR3_EXTI10_PE (0x00000400U)

#define	SYSCFG_EXTICR3_EXTI10_PF (0x00000500U)

#define	SYSCFG_EXTICR3_EXTI11_PA (0x00000000U)
	EXTI11 configuration. More...

#define	SYSCFG_EXTICR3_EXTI11_PB (0x00001000U)

#define	SYSCFG_EXTICR3_EXTI11_PC (0x00002000U)

#define	SYSCFG_EXTICR3_EXTI11_PD (0x00003000U)

#define	SYSCFG_EXTICR3_EXTI11_PE (0x00004000U)

#define	SYSCFG_EXTICR3_EXTI11_PF (0x00005000U)

#define	SYSCFG_EXTICR4_EXTI12_Pos (0U)

#define	SYSCFG_EXTICR4_EXTI12_Msk (0x7UL << SYSCFG_EXTICR4_EXTI12_Pos)

#define	SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk

#define	SYSCFG_EXTICR4_EXTI13_Pos (4U)

#define	SYSCFG_EXTICR4_EXTI13_Msk (0x7UL << SYSCFG_EXTICR4_EXTI13_Pos)

#define	SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk

#define	SYSCFG_EXTICR4_EXTI14_Pos (8U)

#define	SYSCFG_EXTICR4_EXTI14_Msk (0x7UL << SYSCFG_EXTICR4_EXTI14_Pos)

#define	SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk

#define	SYSCFG_EXTICR4_EXTI15_Pos (12U)

#define	SYSCFG_EXTICR4_EXTI15_Msk (0x7UL << SYSCFG_EXTICR4_EXTI15_Pos)

#define	SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk

#define	SYSCFG_EXTICR4_EXTI12_PA (0x00000000U)
	EXTI12 configuration. More...

#define	SYSCFG_EXTICR4_EXTI12_PB (0x00000001U)

#define	SYSCFG_EXTICR4_EXTI12_PC (0x00000002U)

#define	SYSCFG_EXTICR4_EXTI12_PD (0x00000003U)

#define	SYSCFG_EXTICR4_EXTI12_PE (0x00000004U)

#define	SYSCFG_EXTICR4_EXTI12_PF (0x00000005U)

#define	SYSCFG_EXTICR4_EXTI13_PA (0x00000000U)
	EXTI13 configuration. More...

#define	SYSCFG_EXTICR4_EXTI13_PB (0x00000010U)

#define	SYSCFG_EXTICR4_EXTI13_PC (0x00000020U)

#define	SYSCFG_EXTICR4_EXTI13_PD (0x00000030U)

#define	SYSCFG_EXTICR4_EXTI13_PE (0x00000040U)

#define	SYSCFG_EXTICR4_EXTI13_PF (0x00000050U)

#define	SYSCFG_EXTICR4_EXTI14_PA (0x00000000U)
	EXTI14 configuration. More...

#define	SYSCFG_EXTICR4_EXTI14_PB (0x00000100U)

#define	SYSCFG_EXTICR4_EXTI14_PC (0x00000200U)

#define	SYSCFG_EXTICR4_EXTI14_PD (0x00000300U)

#define	SYSCFG_EXTICR4_EXTI14_PE (0x00000400U)

#define	SYSCFG_EXTICR4_EXTI14_PF (0x00000500U)

#define	SYSCFG_EXTICR4_EXTI15_PA (0x00000000U)
	EXTI15 configuration. More...

#define	SYSCFG_EXTICR4_EXTI15_PB (0x00001000U)

#define	SYSCFG_EXTICR4_EXTI15_PC (0x00002000U)

#define	SYSCFG_EXTICR4_EXTI15_PD (0x00003000U)

#define	SYSCFG_EXTICR4_EXTI15_PE (0x00004000U)

#define	SYSCFG_EXTICR4_EXTI15_PF (0x00005000U)

#define	SYSCFG_SCSR_CCMER_Pos (0U)

#define	SYSCFG_SCSR_CCMER_Msk (0x1UL << SYSCFG_SCSR_CCMER_Pos)

#define	SYSCFG_SCSR_CCMER SYSCFG_SCSR_CCMER_Msk

#define	SYSCFG_SCSR_CCMBSY_Pos (1U)

#define	SYSCFG_SCSR_CCMBSY_Msk (0x1UL << SYSCFG_SCSR_CCMBSY_Pos)

#define	SYSCFG_SCSR_CCMBSY SYSCFG_SCSR_CCMBSY_Msk

#define	SYSCFG_CFGR2_CLL_Pos (0U)

#define	SYSCFG_CFGR2_CLL_Msk (0x1UL << SYSCFG_CFGR2_CLL_Pos)

#define	SYSCFG_CFGR2_CLL SYSCFG_CFGR2_CLL_Msk

#define	SYSCFG_CFGR2_SPL_Pos (1U)

#define	SYSCFG_CFGR2_SPL_Msk (0x1UL << SYSCFG_CFGR2_SPL_Pos)

#define	SYSCFG_CFGR2_SPL SYSCFG_CFGR2_SPL_Msk

#define	SYSCFG_CFGR2_PVDL_Pos (2U)

#define	SYSCFG_CFGR2_PVDL_Msk (0x1UL << SYSCFG_CFGR2_PVDL_Pos)

#define	SYSCFG_CFGR2_PVDL SYSCFG_CFGR2_PVDL_Msk

#define	SYSCFG_CFGR2_ECCL_Pos (3U)

#define	SYSCFG_CFGR2_ECCL_Msk (0x1UL << SYSCFG_CFGR2_ECCL_Pos)

#define	SYSCFG_CFGR2_ECCL SYSCFG_CFGR2_ECCL_Msk

#define	SYSCFG_CFGR2_SPF_Pos (8U)

#define	SYSCFG_CFGR2_SPF_Msk (0x1UL << SYSCFG_CFGR2_SPF_Pos)

#define	SYSCFG_CFGR2_SPF SYSCFG_CFGR2_SPF_Msk

#define	SYSCFG_SWPR_PAGE0_Pos (0U)

#define	SYSCFG_SWPR_PAGE0_Msk (0x1UL << SYSCFG_SWPR_PAGE0_Pos)

#define	SYSCFG_SWPR_PAGE0 (SYSCFG_SWPR_PAGE0_Msk)

#define	SYSCFG_SWPR_PAGE1_Pos (1U)

#define	SYSCFG_SWPR_PAGE1_Msk (0x1UL << SYSCFG_SWPR_PAGE1_Pos)

#define	SYSCFG_SWPR_PAGE1 (SYSCFG_SWPR_PAGE1_Msk)

#define	SYSCFG_SWPR_PAGE2_Pos (2U)

#define	SYSCFG_SWPR_PAGE2_Msk (0x1UL << SYSCFG_SWPR_PAGE2_Pos)

#define	SYSCFG_SWPR_PAGE2 (SYSCFG_SWPR_PAGE2_Msk)

#define	SYSCFG_SWPR_PAGE3_Pos (3U)

#define	SYSCFG_SWPR_PAGE3_Msk (0x1UL << SYSCFG_SWPR_PAGE3_Pos)

#define	SYSCFG_SWPR_PAGE3 (SYSCFG_SWPR_PAGE3_Msk)

#define	SYSCFG_SWPR_PAGE4_Pos (4U)

#define	SYSCFG_SWPR_PAGE4_Msk (0x1UL << SYSCFG_SWPR_PAGE4_Pos)

#define	SYSCFG_SWPR_PAGE4 (SYSCFG_SWPR_PAGE4_Msk)

#define	SYSCFG_SWPR_PAGE5_Pos (5U)

#define	SYSCFG_SWPR_PAGE5_Msk (0x1UL << SYSCFG_SWPR_PAGE5_Pos)

#define	SYSCFG_SWPR_PAGE5 (SYSCFG_SWPR_PAGE5_Msk)

#define	SYSCFG_SWPR_PAGE6_Pos (6U)

#define	SYSCFG_SWPR_PAGE6_Msk (0x1UL << SYSCFG_SWPR_PAGE6_Pos)

#define	SYSCFG_SWPR_PAGE6 (SYSCFG_SWPR_PAGE6_Msk)

#define	SYSCFG_SWPR_PAGE7_Pos (7U)

#define	SYSCFG_SWPR_PAGE7_Msk (0x1UL << SYSCFG_SWPR_PAGE7_Pos)

#define	SYSCFG_SWPR_PAGE7 (SYSCFG_SWPR_PAGE7_Msk)

#define	SYSCFG_SWPR_PAGE8_Pos (8U)

#define	SYSCFG_SWPR_PAGE8_Msk (0x1UL << SYSCFG_SWPR_PAGE8_Pos)

#define	SYSCFG_SWPR_PAGE8 (SYSCFG_SWPR_PAGE8_Msk)

#define	SYSCFG_SWPR_PAGE9_Pos (9U)

#define	SYSCFG_SWPR_PAGE9_Msk (0x1UL << SYSCFG_SWPR_PAGE9_Pos)

#define	SYSCFG_SWPR_PAGE9 (SYSCFG_SWPR_PAGE9_Msk)

#define	SYSCFG_SWPR_PAGE10_Pos (10U)

#define	SYSCFG_SWPR_PAGE10_Msk (0x1UL << SYSCFG_SWPR_PAGE10_Pos)

#define	SYSCFG_SWPR_PAGE10 (SYSCFG_SWPR_PAGE10_Msk)

#define	SYSCFG_SWPR_PAGE11_Pos (11U)

#define	SYSCFG_SWPR_PAGE11_Msk (0x1UL << SYSCFG_SWPR_PAGE11_Pos)

#define	SYSCFG_SWPR_PAGE11 (SYSCFG_SWPR_PAGE11_Msk)

#define	SYSCFG_SWPR_PAGE12_Pos (12U)

#define	SYSCFG_SWPR_PAGE12_Msk (0x1UL << SYSCFG_SWPR_PAGE12_Pos)

#define	SYSCFG_SWPR_PAGE12 (SYSCFG_SWPR_PAGE12_Msk)

#define	SYSCFG_SWPR_PAGE13_Pos (13U)

#define	SYSCFG_SWPR_PAGE13_Msk (0x1UL << SYSCFG_SWPR_PAGE13_Pos)

#define	SYSCFG_SWPR_PAGE13 (SYSCFG_SWPR_PAGE13_Msk)

#define	SYSCFG_SWPR_PAGE14_Pos (14U)

#define	SYSCFG_SWPR_PAGE14_Msk (0x1UL << SYSCFG_SWPR_PAGE14_Pos)

#define	SYSCFG_SWPR_PAGE14 (SYSCFG_SWPR_PAGE14_Msk)

#define	SYSCFG_SWPR_PAGE15_Pos (15U)

#define	SYSCFG_SWPR_PAGE15_Msk (0x1UL << SYSCFG_SWPR_PAGE15_Pos)

#define	SYSCFG_SWPR_PAGE15 (SYSCFG_SWPR_PAGE15_Msk)

#define	SYSCFG_SWPR_PAGE16_Pos (16U)

#define	SYSCFG_SWPR_PAGE16_Msk (0x1UL << SYSCFG_SWPR_PAGE16_Pos)

#define	SYSCFG_SWPR_PAGE16 (SYSCFG_SWPR_PAGE16_Msk)

#define	SYSCFG_SWPR_PAGE17_Pos (17U)

#define	SYSCFG_SWPR_PAGE17_Msk (0x1UL << SYSCFG_SWPR_PAGE17_Pos)

#define	SYSCFG_SWPR_PAGE17 (SYSCFG_SWPR_PAGE17_Msk)

#define	SYSCFG_SWPR_PAGE18_Pos (18U)

#define	SYSCFG_SWPR_PAGE18_Msk (0x1UL << SYSCFG_SWPR_PAGE18_Pos)

#define	SYSCFG_SWPR_PAGE18 (SYSCFG_SWPR_PAGE18_Msk)

#define	SYSCFG_SWPR_PAGE19_Pos (19U)

#define	SYSCFG_SWPR_PAGE19_Msk (0x1UL << SYSCFG_SWPR_PAGE19_Pos)

#define	SYSCFG_SWPR_PAGE19 (SYSCFG_SWPR_PAGE19_Msk)

#define	SYSCFG_SWPR_PAGE20_Pos (20U)

#define	SYSCFG_SWPR_PAGE20_Msk (0x1UL << SYSCFG_SWPR_PAGE20_Pos)

#define	SYSCFG_SWPR_PAGE20 (SYSCFG_SWPR_PAGE20_Msk)

#define	SYSCFG_SWPR_PAGE21_Pos (21U)

#define	SYSCFG_SWPR_PAGE21_Msk (0x1UL << SYSCFG_SWPR_PAGE21_Pos)

#define	SYSCFG_SWPR_PAGE21 (SYSCFG_SWPR_PAGE21_Msk)

#define	SYSCFG_SWPR_PAGE22_Pos (22U)

#define	SYSCFG_SWPR_PAGE22_Msk (0x1UL << SYSCFG_SWPR_PAGE22_Pos)

#define	SYSCFG_SWPR_PAGE22 (SYSCFG_SWPR_PAGE22_Msk)

#define	SYSCFG_SWPR_PAGE23_Pos (23U)

#define	SYSCFG_SWPR_PAGE23_Msk (0x1UL << SYSCFG_SWPR_PAGE23_Pos)

#define	SYSCFG_SWPR_PAGE23 (SYSCFG_SWPR_PAGE23_Msk)

#define	SYSCFG_SWPR_PAGE24_Pos (24U)

#define	SYSCFG_SWPR_PAGE24_Msk (0x1UL << SYSCFG_SWPR_PAGE24_Pos)

#define	SYSCFG_SWPR_PAGE24 (SYSCFG_SWPR_PAGE24_Msk)

#define	SYSCFG_SWPR_PAGE25_Pos (25U)

#define	SYSCFG_SWPR_PAGE25_Msk (0x1UL << SYSCFG_SWPR_PAGE25_Pos)

#define	SYSCFG_SWPR_PAGE25 (SYSCFG_SWPR_PAGE25_Msk)

#define	SYSCFG_SWPR_PAGE26_Pos (26U)

#define	SYSCFG_SWPR_PAGE26_Msk (0x1UL << SYSCFG_SWPR_PAGE26_Pos)

#define	SYSCFG_SWPR_PAGE26 (SYSCFG_SWPR_PAGE26_Msk)

#define	SYSCFG_SWPR_PAGE27_Pos (27U)

#define	SYSCFG_SWPR_PAGE27_Msk (0x1UL << SYSCFG_SWPR_PAGE27_Pos)

#define	SYSCFG_SWPR_PAGE27 (SYSCFG_SWPR_PAGE27_Msk)

#define	SYSCFG_SWPR_PAGE28_Pos (28U)

#define	SYSCFG_SWPR_PAGE28_Msk (0x1UL << SYSCFG_SWPR_PAGE28_Pos)

#define	SYSCFG_SWPR_PAGE28 (SYSCFG_SWPR_PAGE28_Msk)

#define	SYSCFG_SWPR_PAGE29_Pos (29U)

#define	SYSCFG_SWPR_PAGE29_Msk (0x1UL << SYSCFG_SWPR_PAGE29_Pos)

#define	SYSCFG_SWPR_PAGE29 (SYSCFG_SWPR_PAGE29_Msk)

#define	SYSCFG_SWPR_PAGE30_Pos (30U)

#define	SYSCFG_SWPR_PAGE30_Msk (0x1UL << SYSCFG_SWPR_PAGE30_Pos)

#define	SYSCFG_SWPR_PAGE30 (SYSCFG_SWPR_PAGE30_Msk)

#define	SYSCFG_SWPR_PAGE31_Pos (31U)

#define	SYSCFG_SWPR_PAGE31_Msk (0x1UL << SYSCFG_SWPR_PAGE31_Pos)

#define	SYSCFG_SWPR_PAGE31 (SYSCFG_SWPR_PAGE31_Msk)

#define	SYSCFG_SKR_KEY_Pos (0U)

#define	SYSCFG_SKR_KEY_Msk (0xFFUL << SYSCFG_SKR_KEY_Pos)

#define	SYSCFG_SKR_KEY SYSCFG_SKR_KEY_Msk

#define	TIM_CR1_CEN_Pos (0U)

#define	TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos)

#define	TIM_CR1_CEN TIM_CR1_CEN_Msk

#define	TIM_CR1_UDIS_Pos (1U)

#define	TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos)

#define	TIM_CR1_UDIS TIM_CR1_UDIS_Msk

#define	TIM_CR1_URS_Pos (2U)

#define	TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos)

#define	TIM_CR1_URS TIM_CR1_URS_Msk

#define	TIM_CR1_OPM_Pos (3U)

#define	TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos)

#define	TIM_CR1_OPM TIM_CR1_OPM_Msk

#define	TIM_CR1_DIR_Pos (4U)

#define	TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos)

#define	TIM_CR1_DIR TIM_CR1_DIR_Msk

#define	TIM_CR1_CMS_Pos (5U)

#define	TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos)

#define	TIM_CR1_CMS TIM_CR1_CMS_Msk

#define	TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos)

#define	TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos)

#define	TIM_CR1_ARPE_Pos (7U)

#define	TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos)

#define	TIM_CR1_ARPE TIM_CR1_ARPE_Msk

#define	TIM_CR1_CKD_Pos (8U)

#define	TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos)

#define	TIM_CR1_CKD TIM_CR1_CKD_Msk

#define	TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos)

#define	TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos)

#define	TIM_CR1_UIFREMAP_Pos (11U)

#define	TIM_CR1_UIFREMAP_Msk (0x1UL << TIM_CR1_UIFREMAP_Pos)

#define	TIM_CR1_UIFREMAP TIM_CR1_UIFREMAP_Msk

#define	TIM_CR1_DITHEN_Pos (12U)

#define	TIM_CR1_DITHEN_Msk (0x1UL << TIM_CR1_DITHEN_Pos)

#define	TIM_CR1_DITHEN TIM_CR1_DITHEN_Msk

#define	TIM_CR2_CCPC_Pos (0U)

#define	TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos)

#define	TIM_CR2_CCPC TIM_CR2_CCPC_Msk

#define	TIM_CR2_CCUS_Pos (2U)

#define	TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos)

#define	TIM_CR2_CCUS TIM_CR2_CCUS_Msk

#define	TIM_CR2_CCDS_Pos (3U)

#define	TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos)

#define	TIM_CR2_CCDS TIM_CR2_CCDS_Msk

#define	TIM_CR2_MMS_Pos (4U)

#define	TIM_CR2_MMS_Msk (0x200007UL << TIM_CR2_MMS_Pos)

#define	TIM_CR2_MMS TIM_CR2_MMS_Msk

#define	TIM_CR2_MMS_0 (0x000001UL << TIM_CR2_MMS_Pos)

#define	TIM_CR2_MMS_1 (0x000002UL << TIM_CR2_MMS_Pos)

#define	TIM_CR2_MMS_2 (0x000004UL << TIM_CR2_MMS_Pos)

#define	TIM_CR2_MMS_3 (0x200000UL << TIM_CR2_MMS_Pos)

#define	TIM_CR2_TI1S_Pos (7U)

#define	TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos)

#define	TIM_CR2_TI1S TIM_CR2_TI1S_Msk

#define	TIM_CR2_OIS1_Pos (8U)

#define	TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos)

#define	TIM_CR2_OIS1 TIM_CR2_OIS1_Msk

#define	TIM_CR2_OIS1N_Pos (9U)

#define	TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos)

#define	TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk

#define	TIM_CR2_OIS2_Pos (10U)

#define	TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos)

#define	TIM_CR2_OIS2 TIM_CR2_OIS2_Msk

#define	TIM_CR2_OIS2N_Pos (11U)

#define	TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos)

#define	TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk

#define	TIM_CR2_OIS3_Pos (12U)

#define	TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos)

#define	TIM_CR2_OIS3 TIM_CR2_OIS3_Msk

#define	TIM_CR2_OIS3N_Pos (13U)

#define	TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos)

#define	TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk

#define	TIM_CR2_OIS4_Pos (14U)

#define	TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos)

#define	TIM_CR2_OIS4 TIM_CR2_OIS4_Msk

#define	TIM_CR2_OIS4N_Pos (15U)

#define	TIM_CR2_OIS4N_Msk (0x1UL << TIM_CR2_OIS4N_Pos)

#define	TIM_CR2_OIS4N TIM_CR2_OIS4N_Msk

#define	TIM_CR2_OIS5_Pos (16U)

#define	TIM_CR2_OIS5_Msk (0x1UL << TIM_CR2_OIS5_Pos)

#define	TIM_CR2_OIS5 TIM_CR2_OIS5_Msk

#define	TIM_CR2_OIS6_Pos (18U)

#define	TIM_CR2_OIS6_Msk (0x1UL << TIM_CR2_OIS6_Pos)

#define	TIM_CR2_OIS6 TIM_CR2_OIS6_Msk

#define	TIM_CR2_MMS2_Pos (20U)

#define	TIM_CR2_MMS2_Msk (0xFUL << TIM_CR2_MMS2_Pos)

#define	TIM_CR2_MMS2 TIM_CR2_MMS2_Msk

#define	TIM_CR2_MMS2_0 (0x1UL << TIM_CR2_MMS2_Pos)

#define	TIM_CR2_MMS2_1 (0x2UL << TIM_CR2_MMS2_Pos)

#define	TIM_CR2_MMS2_2 (0x4UL << TIM_CR2_MMS2_Pos)

#define	TIM_CR2_MMS2_3 (0x8UL << TIM_CR2_MMS2_Pos)

#define	TIM_SMCR_SMS_Pos (0U)

#define	TIM_SMCR_SMS_Msk (0x10007UL << TIM_SMCR_SMS_Pos)

#define	TIM_SMCR_SMS TIM_SMCR_SMS_Msk

#define	TIM_SMCR_SMS_0 (0x00001UL << TIM_SMCR_SMS_Pos)

#define	TIM_SMCR_SMS_1 (0x00002UL << TIM_SMCR_SMS_Pos)

#define	TIM_SMCR_SMS_2 (0x00004UL << TIM_SMCR_SMS_Pos)

#define	TIM_SMCR_SMS_3 (0x10000UL << TIM_SMCR_SMS_Pos)

#define	TIM_SMCR_OCCS_Pos (3U)

#define	TIM_SMCR_OCCS_Msk (0x1UL << TIM_SMCR_OCCS_Pos)

#define	TIM_SMCR_OCCS TIM_SMCR_OCCS_Msk

#define	TIM_SMCR_TS_Pos (4U)

#define	TIM_SMCR_TS_Msk (0x30007UL << TIM_SMCR_TS_Pos)

#define	TIM_SMCR_TS TIM_SMCR_TS_Msk

#define	TIM_SMCR_TS_0 (0x00001UL << TIM_SMCR_TS_Pos)

#define	TIM_SMCR_TS_1 (0x00002UL << TIM_SMCR_TS_Pos)

#define	TIM_SMCR_TS_2 (0x00004UL << TIM_SMCR_TS_Pos)

#define	TIM_SMCR_TS_3 (0x10000UL << TIM_SMCR_TS_Pos)

#define	TIM_SMCR_TS_4 (0x20000UL << TIM_SMCR_TS_Pos)

#define	TIM_SMCR_MSM_Pos (7U)

#define	TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos)

#define	TIM_SMCR_MSM TIM_SMCR_MSM_Msk

#define	TIM_SMCR_ETF_Pos (8U)

#define	TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos)

#define	TIM_SMCR_ETF TIM_SMCR_ETF_Msk

#define	TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos)

#define	TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos)

#define	TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos)

#define	TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos)

#define	TIM_SMCR_ETPS_Pos (12U)

#define	TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos)

#define	TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk

#define	TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos)

#define	TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos)

#define	TIM_SMCR_ECE_Pos (14U)

#define	TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos)

#define	TIM_SMCR_ECE TIM_SMCR_ECE_Msk

#define	TIM_SMCR_ETP_Pos (15U)

#define	TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos)

#define	TIM_SMCR_ETP TIM_SMCR_ETP_Msk

#define	TIM_SMCR_SMSPE_Pos (24U)

#define	TIM_SMCR_SMSPE_Msk (0x1UL << TIM_SMCR_SMSPE_Pos)

#define	TIM_SMCR_SMSPE TIM_SMCR_SMSPE_Msk

#define	TIM_SMCR_SMSPS_Pos (25U)

#define	TIM_SMCR_SMSPS_Msk (0x1UL << TIM_SMCR_SMSPS_Pos)

#define	TIM_SMCR_SMSPS TIM_SMCR_SMSPS_Msk

#define	TIM_DIER_UIE_Pos (0U)

#define	TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos)

#define	TIM_DIER_UIE TIM_DIER_UIE_Msk

#define	TIM_DIER_CC1IE_Pos (1U)

#define	TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos)

#define	TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk

#define	TIM_DIER_CC2IE_Pos (2U)

#define	TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos)

#define	TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk

#define	TIM_DIER_CC3IE_Pos (3U)

#define	TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos)

#define	TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk

#define	TIM_DIER_CC4IE_Pos (4U)

#define	TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos)

#define	TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk

#define	TIM_DIER_COMIE_Pos (5U)

#define	TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos)

#define	TIM_DIER_COMIE TIM_DIER_COMIE_Msk

#define	TIM_DIER_TIE_Pos (6U)

#define	TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos)

#define	TIM_DIER_TIE TIM_DIER_TIE_Msk

#define	TIM_DIER_BIE_Pos (7U)

#define	TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos)

#define	TIM_DIER_BIE TIM_DIER_BIE_Msk

#define	TIM_DIER_UDE_Pos (8U)

#define	TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos)

#define	TIM_DIER_UDE TIM_DIER_UDE_Msk

#define	TIM_DIER_CC1DE_Pos (9U)

#define	TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos)

#define	TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk

#define	TIM_DIER_CC2DE_Pos (10U)

#define	TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos)

#define	TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk

#define	TIM_DIER_CC3DE_Pos (11U)

#define	TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos)

#define	TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk

#define	TIM_DIER_CC4DE_Pos (12U)

#define	TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos)

#define	TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk

#define	TIM_DIER_COMDE_Pos (13U)

#define	TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos)

#define	TIM_DIER_COMDE TIM_DIER_COMDE_Msk

#define	TIM_DIER_TDE_Pos (14U)

#define	TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos)

#define	TIM_DIER_TDE TIM_DIER_TDE_Msk

#define	TIM_DIER_IDXIE_Pos (20U)

#define	TIM_DIER_IDXIE_Msk (0x1UL << TIM_DIER_IDXIE_Pos)

#define	TIM_DIER_IDXIE TIM_DIER_IDXIE_Msk

#define	TIM_DIER_DIRIE_Pos (21U)

#define	TIM_DIER_DIRIE_Msk (0x1UL << TIM_DIER_DIRIE_Pos)

#define	TIM_DIER_DIRIE TIM_DIER_DIRIE_Msk

#define	TIM_DIER_IERRIE_Pos (22U)

#define	TIM_DIER_IERRIE_Msk (0x1UL << TIM_DIER_IERRIE_Pos)

#define	TIM_DIER_IERRIE TIM_DIER_IERRIE_Msk

#define	TIM_DIER_TERRIE_Pos (23U)

#define	TIM_DIER_TERRIE_Msk (0x1UL << TIM_DIER_TERRIE_Pos)

#define	TIM_DIER_TERRIE TIM_DIER_TERRIE_Msk

#define	TIM_SR_UIF_Pos (0U)

#define	TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos)

#define	TIM_SR_UIF TIM_SR_UIF_Msk

#define	TIM_SR_CC1IF_Pos (1U)

#define	TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos)

#define	TIM_SR_CC1IF TIM_SR_CC1IF_Msk

#define	TIM_SR_CC2IF_Pos (2U)

#define	TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos)

#define	TIM_SR_CC2IF TIM_SR_CC2IF_Msk

#define	TIM_SR_CC3IF_Pos (3U)

#define	TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos)

#define	TIM_SR_CC3IF TIM_SR_CC3IF_Msk

#define	TIM_SR_CC4IF_Pos (4U)

#define	TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos)

#define	TIM_SR_CC4IF TIM_SR_CC4IF_Msk

#define	TIM_SR_COMIF_Pos (5U)

#define	TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos)

#define	TIM_SR_COMIF TIM_SR_COMIF_Msk

#define	TIM_SR_TIF_Pos (6U)

#define	TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos)

#define	TIM_SR_TIF TIM_SR_TIF_Msk

#define	TIM_SR_BIF_Pos (7U)

#define	TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos)

#define	TIM_SR_BIF TIM_SR_BIF_Msk

#define	TIM_SR_B2IF_Pos (8U)

#define	TIM_SR_B2IF_Msk (0x1UL << TIM_SR_B2IF_Pos)

#define	TIM_SR_B2IF TIM_SR_B2IF_Msk

#define	TIM_SR_CC1OF_Pos (9U)

#define	TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos)

#define	TIM_SR_CC1OF TIM_SR_CC1OF_Msk

#define	TIM_SR_CC2OF_Pos (10U)

#define	TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos)

#define	TIM_SR_CC2OF TIM_SR_CC2OF_Msk

#define	TIM_SR_CC3OF_Pos (11U)

#define	TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos)

#define	TIM_SR_CC3OF TIM_SR_CC3OF_Msk

#define	TIM_SR_CC4OF_Pos (12U)

#define	TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos)

#define	TIM_SR_CC4OF TIM_SR_CC4OF_Msk

#define	TIM_SR_SBIF_Pos (13U)

#define	TIM_SR_SBIF_Msk (0x1UL << TIM_SR_SBIF_Pos)

#define	TIM_SR_SBIF TIM_SR_SBIF_Msk

#define	TIM_SR_CC5IF_Pos (16U)

#define	TIM_SR_CC5IF_Msk (0x1UL << TIM_SR_CC5IF_Pos)

#define	TIM_SR_CC5IF TIM_SR_CC5IF_Msk

#define	TIM_SR_CC6IF_Pos (17U)

#define	TIM_SR_CC6IF_Msk (0x1UL << TIM_SR_CC6IF_Pos)

#define	TIM_SR_CC6IF TIM_SR_CC6IF_Msk

#define	TIM_SR_IDXF_Pos (20U)

#define	TIM_SR_IDXF_Msk (0x1UL << TIM_SR_IDXF_Pos)

#define	TIM_SR_IDXF TIM_SR_IDXF_Msk

#define	TIM_SR_DIRF_Pos (21U)

#define	TIM_SR_DIRF_Msk (0x1UL << TIM_SR_DIRF_Pos)

#define	TIM_SR_DIRF TIM_SR_DIRF_Msk

#define	TIM_SR_IERRF_Pos (22U)

#define	TIM_SR_IERRF_Msk (0x1UL << TIM_SR_IERRF_Pos)

#define	TIM_SR_IERRF TIM_SR_IERRF_Msk

#define	TIM_SR_TERRF_Pos (23U)

#define	TIM_SR_TERRF_Msk (0x1UL << TIM_SR_TERRF_Pos)

#define	TIM_SR_TERRF TIM_SR_TERRF_Msk

#define	TIM_EGR_UG_Pos (0U)

#define	TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos)

#define	TIM_EGR_UG TIM_EGR_UG_Msk

#define	TIM_EGR_CC1G_Pos (1U)

#define	TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos)

#define	TIM_EGR_CC1G TIM_EGR_CC1G_Msk

#define	TIM_EGR_CC2G_Pos (2U)

#define	TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos)

#define	TIM_EGR_CC2G TIM_EGR_CC2G_Msk

#define	TIM_EGR_CC3G_Pos (3U)

#define	TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos)

#define	TIM_EGR_CC3G TIM_EGR_CC3G_Msk

#define	TIM_EGR_CC4G_Pos (4U)

#define	TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos)

#define	TIM_EGR_CC4G TIM_EGR_CC4G_Msk

#define	TIM_EGR_COMG_Pos (5U)

#define	TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos)

#define	TIM_EGR_COMG TIM_EGR_COMG_Msk

#define	TIM_EGR_TG_Pos (6U)

#define	TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos)

#define	TIM_EGR_TG TIM_EGR_TG_Msk

#define	TIM_EGR_BG_Pos (7U)

#define	TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos)

#define	TIM_EGR_BG TIM_EGR_BG_Msk

#define	TIM_EGR_B2G_Pos (8U)

#define	TIM_EGR_B2G_Msk (0x1UL << TIM_EGR_B2G_Pos)

#define	TIM_EGR_B2G TIM_EGR_B2G_Msk

#define	TIM_CCMR1_CC1S_Pos (0U)

#define	TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos)

#define	TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk

#define	TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos)

#define	TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos)

#define	TIM_CCMR1_OC1FE_Pos (2U)

#define	TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos)

#define	TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk

#define	TIM_CCMR1_OC1PE_Pos (3U)

#define	TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos)

#define	TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk

#define	TIM_CCMR1_OC1M_Pos (4U)

#define	TIM_CCMR1_OC1M_Msk (0x1007UL << TIM_CCMR1_OC1M_Pos)

#define	TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk

#define	TIM_CCMR1_OC1M_0 (0x0001UL << TIM_CCMR1_OC1M_Pos)

#define	TIM_CCMR1_OC1M_1 (0x0002UL << TIM_CCMR1_OC1M_Pos)

#define	TIM_CCMR1_OC1M_2 (0x0004UL << TIM_CCMR1_OC1M_Pos)

#define	TIM_CCMR1_OC1M_3 (0x1000UL << TIM_CCMR1_OC1M_Pos)

#define	TIM_CCMR1_OC1CE_Pos (7U)

#define	TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos)

#define	TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk

#define	TIM_CCMR1_CC2S_Pos (8U)

#define	TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos)

#define	TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk

#define	TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos)

#define	TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos)

#define	TIM_CCMR1_OC2FE_Pos (10U)

#define	TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos)

#define	TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk

#define	TIM_CCMR1_OC2PE_Pos (11U)

#define	TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos)

#define	TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk

#define	TIM_CCMR1_OC2M_Pos (12U)

#define	TIM_CCMR1_OC2M_Msk (0x1007UL << TIM_CCMR1_OC2M_Pos)

#define	TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk

#define	TIM_CCMR1_OC2M_0 (0x0001UL << TIM_CCMR1_OC2M_Pos)

#define	TIM_CCMR1_OC2M_1 (0x0002UL << TIM_CCMR1_OC2M_Pos)

#define	TIM_CCMR1_OC2M_2 (0x0004UL << TIM_CCMR1_OC2M_Pos)

#define	TIM_CCMR1_OC2M_3 (0x1000UL << TIM_CCMR1_OC2M_Pos)

#define	TIM_CCMR1_OC2CE_Pos (15U)

#define	TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos)

#define	TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk

#define	TIM_CCMR1_IC1PSC_Pos (2U)

#define	TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos)

#define	TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk

#define	TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos)

#define	TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos)

#define	TIM_CCMR1_IC1F_Pos (4U)

#define	TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos)

#define	TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk

#define	TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos)

#define	TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos)

#define	TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos)

#define	TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos)

#define	TIM_CCMR1_IC2PSC_Pos (10U)

#define	TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos)

#define	TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk

#define	TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos)

#define	TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos)

#define	TIM_CCMR1_IC2F_Pos (12U)

#define	TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos)

#define	TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk

#define	TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos)

#define	TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos)

#define	TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos)

#define	TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos)

#define	TIM_CCMR2_CC3S_Pos (0U)

#define	TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos)

#define	TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk

#define	TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos)

#define	TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos)

#define	TIM_CCMR2_OC3FE_Pos (2U)

#define	TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos)

#define	TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk

#define	TIM_CCMR2_OC3PE_Pos (3U)

#define	TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos)

#define	TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk

#define	TIM_CCMR2_OC3M_Pos (4U)

#define	TIM_CCMR2_OC3M_Msk (0x1007UL << TIM_CCMR2_OC3M_Pos)

#define	TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk

#define	TIM_CCMR2_OC3M_0 (0x0001UL << TIM_CCMR2_OC3M_Pos)

#define	TIM_CCMR2_OC3M_1 (0x0002UL << TIM_CCMR2_OC3M_Pos)

#define	TIM_CCMR2_OC3M_2 (0x0004UL << TIM_CCMR2_OC3M_Pos)

#define	TIM_CCMR2_OC3M_3 (0x1000UL << TIM_CCMR2_OC3M_Pos)

#define	TIM_CCMR2_OC3CE_Pos (7U)

#define	TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos)

#define	TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk

#define	TIM_CCMR2_CC4S_Pos (8U)

#define	TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos)

#define	TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk

#define	TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos)

#define	TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos)

#define	TIM_CCMR2_OC4FE_Pos (10U)

#define	TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos)

#define	TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk

#define	TIM_CCMR2_OC4PE_Pos (11U)

#define	TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos)

#define	TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk

#define	TIM_CCMR2_OC4M_Pos (12U)

#define	TIM_CCMR2_OC4M_Msk (0x1007UL << TIM_CCMR2_OC4M_Pos)

#define	TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk

#define	TIM_CCMR2_OC4M_0 (0x0001UL << TIM_CCMR2_OC4M_Pos)

#define	TIM_CCMR2_OC4M_1 (0x0002UL << TIM_CCMR2_OC4M_Pos)

#define	TIM_CCMR2_OC4M_2 (0x0004UL << TIM_CCMR2_OC4M_Pos)

#define	TIM_CCMR2_OC4M_3 (0x1000UL << TIM_CCMR2_OC4M_Pos)

#define	TIM_CCMR2_OC4CE_Pos (15U)

#define	TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos)

#define	TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk

#define	TIM_CCMR2_IC3PSC_Pos (2U)

#define	TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos)

#define	TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk

#define	TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos)

#define	TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos)

#define	TIM_CCMR2_IC3F_Pos (4U)

#define	TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos)

#define	TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk

#define	TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos)

#define	TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos)

#define	TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos)

#define	TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos)

#define	TIM_CCMR2_IC4PSC_Pos (10U)

#define	TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos)

#define	TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk

#define	TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos)

#define	TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos)

#define	TIM_CCMR2_IC4F_Pos (12U)

#define	TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos)

#define	TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk

#define	TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos)

#define	TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos)

#define	TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos)

#define	TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos)

#define	TIM_CCMR3_OC5FE_Pos (2U)

#define	TIM_CCMR3_OC5FE_Msk (0x1UL << TIM_CCMR3_OC5FE_Pos)

#define	TIM_CCMR3_OC5FE TIM_CCMR3_OC5FE_Msk

#define	TIM_CCMR3_OC5PE_Pos (3U)

#define	TIM_CCMR3_OC5PE_Msk (0x1UL << TIM_CCMR3_OC5PE_Pos)

#define	TIM_CCMR3_OC5PE TIM_CCMR3_OC5PE_Msk

#define	TIM_CCMR3_OC5M_Pos (4U)

#define	TIM_CCMR3_OC5M_Msk (0x1007UL << TIM_CCMR3_OC5M_Pos)

#define	TIM_CCMR3_OC5M TIM_CCMR3_OC5M_Msk

#define	TIM_CCMR3_OC5M_0 (0x0001UL << TIM_CCMR3_OC5M_Pos)

#define	TIM_CCMR3_OC5M_1 (0x0002UL << TIM_CCMR3_OC5M_Pos)

#define	TIM_CCMR3_OC5M_2 (0x0004UL << TIM_CCMR3_OC5M_Pos)

#define	TIM_CCMR3_OC5M_3 (0x1000UL << TIM_CCMR3_OC5M_Pos)

#define	TIM_CCMR3_OC5CE_Pos (7U)

#define	TIM_CCMR3_OC5CE_Msk (0x1UL << TIM_CCMR3_OC5CE_Pos)

#define	TIM_CCMR3_OC5CE TIM_CCMR3_OC5CE_Msk

#define	TIM_CCMR3_OC6FE_Pos (10U)

#define	TIM_CCMR3_OC6FE_Msk (0x1UL << TIM_CCMR3_OC6FE_Pos)

#define	TIM_CCMR3_OC6FE TIM_CCMR3_OC6FE_Msk

#define	TIM_CCMR3_OC6PE_Pos (11U)

#define	TIM_CCMR3_OC6PE_Msk (0x1UL << TIM_CCMR3_OC6PE_Pos)

#define	TIM_CCMR3_OC6PE TIM_CCMR3_OC6PE_Msk

#define	TIM_CCMR3_OC6M_Pos (12U)

#define	TIM_CCMR3_OC6M_Msk (0x1007UL << TIM_CCMR3_OC6M_Pos)

#define	TIM_CCMR3_OC6M TIM_CCMR3_OC6M_Msk

#define	TIM_CCMR3_OC6M_0 (0x0001UL << TIM_CCMR3_OC6M_Pos)

#define	TIM_CCMR3_OC6M_1 (0x0002UL << TIM_CCMR3_OC6M_Pos)

#define	TIM_CCMR3_OC6M_2 (0x0004UL << TIM_CCMR3_OC6M_Pos)

#define	TIM_CCMR3_OC6M_3 (0x1000UL << TIM_CCMR3_OC6M_Pos)

#define	TIM_CCMR3_OC6CE_Pos (15U)

#define	TIM_CCMR3_OC6CE_Msk (0x1UL << TIM_CCMR3_OC6CE_Pos)

#define	TIM_CCMR3_OC6CE TIM_CCMR3_OC6CE_Msk

#define	TIM_CCER_CC1E_Pos (0U)

#define	TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos)

#define	TIM_CCER_CC1E TIM_CCER_CC1E_Msk

#define	TIM_CCER_CC1P_Pos (1U)

#define	TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos)

#define	TIM_CCER_CC1P TIM_CCER_CC1P_Msk

#define	TIM_CCER_CC1NE_Pos (2U)

#define	TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos)

#define	TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk

#define	TIM_CCER_CC1NP_Pos (3U)

#define	TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos)

#define	TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk

#define	TIM_CCER_CC2E_Pos (4U)

#define	TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos)

#define	TIM_CCER_CC2E TIM_CCER_CC2E_Msk

#define	TIM_CCER_CC2P_Pos (5U)

#define	TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos)

#define	TIM_CCER_CC2P TIM_CCER_CC2P_Msk

#define	TIM_CCER_CC2NE_Pos (6U)

#define	TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos)

#define	TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk

#define	TIM_CCER_CC2NP_Pos (7U)

#define	TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos)

#define	TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk

#define	TIM_CCER_CC3E_Pos (8U)

#define	TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos)

#define	TIM_CCER_CC3E TIM_CCER_CC3E_Msk

#define	TIM_CCER_CC3P_Pos (9U)

#define	TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos)

#define	TIM_CCER_CC3P TIM_CCER_CC3P_Msk

#define	TIM_CCER_CC3NE_Pos (10U)

#define	TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos)

#define	TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk

#define	TIM_CCER_CC3NP_Pos (11U)

#define	TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos)

#define	TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk

#define	TIM_CCER_CC4E_Pos (12U)

#define	TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos)

#define	TIM_CCER_CC4E TIM_CCER_CC4E_Msk

#define	TIM_CCER_CC4P_Pos (13U)

#define	TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos)

#define	TIM_CCER_CC4P TIM_CCER_CC4P_Msk

#define	TIM_CCER_CC4NE_Pos (14U)

#define	TIM_CCER_CC4NE_Msk (0x1UL << TIM_CCER_CC4NE_Pos)

#define	TIM_CCER_CC4NE TIM_CCER_CC4NE_Msk

#define	TIM_CCER_CC4NP_Pos (15U)

#define	TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos)

#define	TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk

#define	TIM_CCER_CC5E_Pos (16U)

#define	TIM_CCER_CC5E_Msk (0x1UL << TIM_CCER_CC5E_Pos)

#define	TIM_CCER_CC5E TIM_CCER_CC5E_Msk

#define	TIM_CCER_CC5P_Pos (17U)

#define	TIM_CCER_CC5P_Msk (0x1UL << TIM_CCER_CC5P_Pos)

#define	TIM_CCER_CC5P TIM_CCER_CC5P_Msk

#define	TIM_CCER_CC6E_Pos (20U)

#define	TIM_CCER_CC6E_Msk (0x1UL << TIM_CCER_CC6E_Pos)

#define	TIM_CCER_CC6E TIM_CCER_CC6E_Msk

#define	TIM_CCER_CC6P_Pos (21U)

#define	TIM_CCER_CC6P_Msk (0x1UL << TIM_CCER_CC6P_Pos)

#define	TIM_CCER_CC6P TIM_CCER_CC6P_Msk

#define	TIM_CNT_CNT_Pos (0U)

#define	TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)

#define	TIM_CNT_CNT TIM_CNT_CNT_Msk

#define	TIM_CNT_UIFCPY_Pos (31U)

#define	TIM_CNT_UIFCPY_Msk (0x1UL << TIM_CNT_UIFCPY_Pos)

#define	TIM_CNT_UIFCPY TIM_CNT_UIFCPY_Msk

#define	TIM_PSC_PSC_Pos (0U)

#define	TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos)

#define	TIM_PSC_PSC TIM_PSC_PSC_Msk

#define	TIM_ARR_ARR_Pos (0U)

#define	TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)

#define	TIM_ARR_ARR TIM_ARR_ARR_Msk

#define	TIM_RCR_REP_Pos (0U)

#define	TIM_RCR_REP_Msk (0xFFFFUL << TIM_RCR_REP_Pos)

#define	TIM_RCR_REP TIM_RCR_REP_Msk

#define	TIM_CCR1_CCR1_Pos (0U)

#define	TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos)

#define	TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk

#define	TIM_CCR2_CCR2_Pos (0U)

#define	TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos)

#define	TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk

#define	TIM_CCR3_CCR3_Pos (0U)

#define	TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos)

#define	TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk

#define	TIM_CCR4_CCR4_Pos (0U)

#define	TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos)

#define	TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk

#define	TIM_CCR5_CCR5_Pos (0U)

#define	TIM_CCR5_CCR5_Msk (0xFFFFFFFFUL << TIM_CCR5_CCR5_Pos)

#define	TIM_CCR5_CCR5 TIM_CCR5_CCR5_Msk

#define	TIM_CCR5_GC5C1_Pos (29U)

#define	TIM_CCR5_GC5C1_Msk (0x1UL << TIM_CCR5_GC5C1_Pos)

#define	TIM_CCR5_GC5C1 TIM_CCR5_GC5C1_Msk

#define	TIM_CCR5_GC5C2_Pos (30U)

#define	TIM_CCR5_GC5C2_Msk (0x1UL << TIM_CCR5_GC5C2_Pos)

#define	TIM_CCR5_GC5C2 TIM_CCR5_GC5C2_Msk

#define	TIM_CCR5_GC5C3_Pos (31U)

#define	TIM_CCR5_GC5C3_Msk (0x1UL << TIM_CCR5_GC5C3_Pos)

#define	TIM_CCR5_GC5C3 TIM_CCR5_GC5C3_Msk

#define	TIM_CCR6_CCR6_Pos (0U)

#define	TIM_CCR6_CCR6_Msk (0xFFFFUL << TIM_CCR6_CCR6_Pos)

#define	TIM_CCR6_CCR6 TIM_CCR6_CCR6_Msk

#define	TIM_BDTR_DTG_Pos (0U)

#define	TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos)

#define	TIM_BDTR_DTG TIM_BDTR_DTG_Msk

#define	TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos)

#define	TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos)

#define	TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos)

#define	TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos)

#define	TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos)

#define	TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos)

#define	TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos)

#define	TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos)

#define	TIM_BDTR_LOCK_Pos (8U)

#define	TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos)

#define	TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk

#define	TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos)

#define	TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos)

#define	TIM_BDTR_OSSI_Pos (10U)

#define	TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos)

#define	TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk

#define	TIM_BDTR_OSSR_Pos (11U)

#define	TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos)

#define	TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk

#define	TIM_BDTR_BKE_Pos (12U)

#define	TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos)

#define	TIM_BDTR_BKE TIM_BDTR_BKE_Msk

#define	TIM_BDTR_BKP_Pos (13U)

#define	TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos)

#define	TIM_BDTR_BKP TIM_BDTR_BKP_Msk

#define	TIM_BDTR_AOE_Pos (14U)

#define	TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos)

#define	TIM_BDTR_AOE TIM_BDTR_AOE_Msk

#define	TIM_BDTR_MOE_Pos (15U)

#define	TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos)

#define	TIM_BDTR_MOE TIM_BDTR_MOE_Msk

#define	TIM_BDTR_BKF_Pos (16U)

#define	TIM_BDTR_BKF_Msk (0xFUL << TIM_BDTR_BKF_Pos)

#define	TIM_BDTR_BKF TIM_BDTR_BKF_Msk

#define	TIM_BDTR_BK2F_Pos (20U)

#define	TIM_BDTR_BK2F_Msk (0xFUL << TIM_BDTR_BK2F_Pos)

#define	TIM_BDTR_BK2F TIM_BDTR_BK2F_Msk

#define	TIM_BDTR_BK2E_Pos (24U)

#define	TIM_BDTR_BK2E_Msk (0x1UL << TIM_BDTR_BK2E_Pos)

#define	TIM_BDTR_BK2E TIM_BDTR_BK2E_Msk

#define	TIM_BDTR_BK2P_Pos (25U)

#define	TIM_BDTR_BK2P_Msk (0x1UL << TIM_BDTR_BK2P_Pos)

#define	TIM_BDTR_BK2P TIM_BDTR_BK2P_Msk

#define	TIM_BDTR_BKDSRM_Pos (26U)

#define	TIM_BDTR_BKDSRM_Msk (0x1UL << TIM_BDTR_BKDSRM_Pos)

#define	TIM_BDTR_BKDSRM TIM_BDTR_BKDSRM_Msk

#define	TIM_BDTR_BK2DSRM_Pos (27U)

#define	TIM_BDTR_BK2DSRM_Msk (0x1UL << TIM_BDTR_BK2DSRM_Pos)

#define	TIM_BDTR_BK2DSRM TIM_BDTR_BK2DSRM_Msk

#define	TIM_BDTR_BKBID_Pos (28U)

#define	TIM_BDTR_BKBID_Msk (0x1UL << TIM_BDTR_BKBID_Pos)

#define	TIM_BDTR_BKBID TIM_BDTR_BKBID_Msk

#define	TIM_BDTR_BK2BID_Pos (29U)

#define	TIM_BDTR_BK2BID_Msk (0x1UL << TIM_BDTR_BK2BID_Pos)

#define	TIM_BDTR_BK2BID TIM_BDTR_BK2BID_Msk

#define	TIM_DCR_DBA_Pos (0U)

#define	TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos)

#define	TIM_DCR_DBA TIM_DCR_DBA_Msk

#define	TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos)

#define	TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos)

#define	TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos)

#define	TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos)

#define	TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos)

#define	TIM_DCR_DBL_Pos (8U)

#define	TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos)

#define	TIM_DCR_DBL TIM_DCR_DBL_Msk

#define	TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos)

#define	TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos)

#define	TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos)

#define	TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos)

#define	TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos)

#define	TIM1_AF1_BKINE_Pos (0U)

#define	TIM1_AF1_BKINE_Msk (0x1UL << TIM1_AF1_BKINE_Pos)

#define	TIM1_AF1_BKINE TIM1_AF1_BKINE_Msk

#define	TIM1_AF1_BKCMP1E_Pos (1U)

#define	TIM1_AF1_BKCMP1E_Msk (0x1UL << TIM1_AF1_BKCMP1E_Pos)

#define	TIM1_AF1_BKCMP1E TIM1_AF1_BKCMP1E_Msk

#define	TIM1_AF1_BKCMP2E_Pos (2U)

#define	TIM1_AF1_BKCMP2E_Msk (0x1UL << TIM1_AF1_BKCMP2E_Pos)

#define	TIM1_AF1_BKCMP2E TIM1_AF1_BKCMP2E_Msk

#define	TIM1_AF1_BKCMP3E_Pos (3U)

#define	TIM1_AF1_BKCMP3E_Msk (0x1UL << TIM1_AF1_BKCMP3E_Pos)

#define	TIM1_AF1_BKCMP3E TIM1_AF1_BKCMP3E_Msk

#define	TIM1_AF1_BKCMP4E_Pos (4U)

#define	TIM1_AF1_BKCMP4E_Msk (0x1UL << TIM1_AF1_BKCMP4E_Pos)

#define	TIM1_AF1_BKCMP4E TIM1_AF1_BKCMP4E_Msk

#define	TIM1_AF1_BKCMP5E_Pos (5U)

#define	TIM1_AF1_BKCMP5E_Msk (0x1UL << TIM1_AF1_BKCMP5E_Pos)

#define	TIM1_AF1_BKCMP5E TIM1_AF1_BKCMP5E_Msk

#define	TIM1_AF1_BKCMP6E_Pos (6U)

#define	TIM1_AF1_BKCMP6E_Msk (0x1UL << TIM1_AF1_BKCMP6E_Pos)

#define	TIM1_AF1_BKCMP6E TIM1_AF1_BKCMP6E_Msk

#define	TIM1_AF1_BKCMP7E_Pos (7U)

#define	TIM1_AF1_BKCMP7E_Msk (0x1UL << TIM1_AF1_BKCMP7E_Pos)

#define	TIM1_AF1_BKCMP7E TIM1_AF1_BKCMP7E_Msk

#define	TIM1_AF1_BKINP_Pos (9U)

#define	TIM1_AF1_BKINP_Msk (0x1UL << TIM1_AF1_BKINP_Pos)

#define	TIM1_AF1_BKINP TIM1_AF1_BKINP_Msk

#define	TIM1_AF1_BKCMP1P_Pos (10U)

#define	TIM1_AF1_BKCMP1P_Msk (0x1UL << TIM1_AF1_BKCMP1P_Pos)

#define	TIM1_AF1_BKCMP1P TIM1_AF1_BKCMP1P_Msk

#define	TIM1_AF1_BKCMP2P_Pos (11U)

#define	TIM1_AF1_BKCMP2P_Msk (0x1UL << TIM1_AF1_BKCMP2P_Pos)

#define	TIM1_AF1_BKCMP2P TIM1_AF1_BKCMP2P_Msk

#define	TIM1_AF1_BKCMP3P_Pos (12U)

#define	TIM1_AF1_BKCMP3P_Msk (0x1UL << TIM1_AF1_BKCMP3P_Pos)

#define	TIM1_AF1_BKCMP3P TIM1_AF1_BKCMP3P_Msk

#define	TIM1_AF1_BKCMP4P_Pos (13U)

#define	TIM1_AF1_BKCMP4P_Msk (0x1UL << TIM1_AF1_BKCMP4P_Pos)

#define	TIM1_AF1_BKCMP4P TIM1_AF1_BKCMP4P_Msk

#define	TIM1_AF1_ETRSEL_Pos (14U)

#define	TIM1_AF1_ETRSEL_Msk (0xFUL << TIM1_AF1_ETRSEL_Pos)

#define	TIM1_AF1_ETRSEL TIM1_AF1_ETRSEL_Msk

#define	TIM1_AF1_ETRSEL_0 (0x1UL << TIM1_AF1_ETRSEL_Pos)

#define	TIM1_AF1_ETRSEL_1 (0x2UL << TIM1_AF1_ETRSEL_Pos)

#define	TIM1_AF1_ETRSEL_2 (0x4UL << TIM1_AF1_ETRSEL_Pos)

#define	TIM1_AF1_ETRSEL_3 (0x8UL << TIM1_AF1_ETRSEL_Pos)

#define	TIM1_AF2_BK2INE_Pos (0U)

#define	TIM1_AF2_BK2INE_Msk (0x1UL << TIM1_AF2_BK2INE_Pos)

#define	TIM1_AF2_BK2INE TIM1_AF2_BK2INE_Msk

#define	TIM1_AF2_BK2CMP1E_Pos (1U)

#define	TIM1_AF2_BK2CMP1E_Msk (0x1UL << TIM1_AF2_BK2CMP1E_Pos)

#define	TIM1_AF2_BK2CMP1E TIM1_AF2_BK2CMP1E_Msk

#define	TIM1_AF2_BK2CMP2E_Pos (2U)

#define	TIM1_AF2_BK2CMP2E_Msk (0x1UL << TIM1_AF2_BK2CMP2E_Pos)

#define	TIM1_AF2_BK2CMP2E TIM1_AF2_BK2CMP2E_Msk

#define	TIM1_AF2_BK2CMP3E_Pos (3U)

#define	TIM1_AF2_BK2CMP3E_Msk (0x1UL << TIM1_AF2_BK2CMP3E_Pos)

#define	TIM1_AF2_BK2CMP3E TIM1_AF2_BK2CMP3E_Msk

#define	TIM1_AF2_BK2CMP4E_Pos (4U)

#define	TIM1_AF2_BK2CMP4E_Msk (0x1UL << TIM1_AF2_BK2CMP4E_Pos)

#define	TIM1_AF2_BK2CMP4E TIM1_AF2_BK2CMP4E_Msk

#define	TIM1_AF2_BK2CMP5E_Pos (5U)

#define	TIM1_AF2_BK2CMP5E_Msk (0x1UL << TIM1_AF2_BK2CMP5E_Pos)

#define	TIM1_AF2_BK2CMP5E TIM1_AF2_BK2CMP5E_Msk

#define	TIM1_AF2_BK2CMP6E_Pos (6U)

#define	TIM1_AF2_BK2CMP6E_Msk (0x1UL << TIM1_AF2_BK2CMP6E_Pos)

#define	TIM1_AF2_BK2CMP6E TIM1_AF2_BK2CMP6E_Msk

#define	TIM1_AF2_BK2CMP7E_Pos (7U)

#define	TIM1_AF2_BK2CMP7E_Msk (0x1UL << TIM1_AF2_BK2CMP7E_Pos)

#define	TIM1_AF2_BK2CMP7E TIM1_AF2_BK2CMP7E_Msk

#define	TIM1_AF2_BK2INP_Pos (9U)

#define	TIM1_AF2_BK2INP_Msk (0x1UL << TIM1_AF2_BK2INP_Pos)

#define	TIM1_AF2_BK2INP TIM1_AF2_BK2INP_Msk

#define	TIM1_AF2_BK2CMP1P_Pos (10U)

#define	TIM1_AF2_BK2CMP1P_Msk (0x1UL << TIM1_AF2_BK2CMP1P_Pos)

#define	TIM1_AF2_BK2CMP1P TIM1_AF2_BK2CMP1P_Msk

#define	TIM1_AF2_BK2CMP2P_Pos (11U)

#define	TIM1_AF2_BK2CMP2P_Msk (0x1UL << TIM1_AF2_BK2CMP2P_Pos)

#define	TIM1_AF2_BK2CMP2P TIM1_AF2_BK2CMP2P_Msk

#define	TIM1_AF2_BK2CMP3P_Pos (12U)

#define	TIM1_AF2_BK2CMP3P_Msk (0x1UL << TIM1_AF2_BK2CMP3P_Pos)

#define	TIM1_AF2_BK2CMP3P TIM1_AF2_BK2CMP3P_Msk

#define	TIM1_AF2_BK2CMP4P_Pos (13U)

#define	TIM1_AF2_BK2CMP4P_Msk (0x1UL << TIM1_AF2_BK2CMP4P_Pos)

#define	TIM1_AF2_BK2CMP4P TIM1_AF2_BK2CMP4P_Msk

#define	TIM1_AF2_OCRSEL_Pos (16U)

#define	TIM1_AF2_OCRSEL_Msk (0x7UL << TIM1_AF2_OCRSEL_Pos)

#define	TIM1_AF2_OCRSEL TIM1_AF2_OCRSEL_Msk

#define	TIM1_AF2_OCRSEL_0 (0x1UL << TIM1_AF2_OCRSEL_Pos)

#define	TIM1_AF2_OCRSEL_1 (0x2UL << TIM1_AF2_OCRSEL_Pos)

#define	TIM1_AF2_OCRSEL_2 (0x4UL << TIM1_AF2_OCRSEL_Pos)

#define	TIM_OR_HSE32EN_Pos (0U)

#define	TIM_OR_HSE32EN_Msk (0x1UL << TIM_OR_HSE32EN_Pos)

#define	TIM_OR_HSE32EN TIM_OR_HSE32EN_Msk

#define	TIM_TISEL_TI1SEL_Pos (0U)

#define	TIM_TISEL_TI1SEL_Msk (0xFUL << TIM_TISEL_TI1SEL_Pos)

#define	TIM_TISEL_TI1SEL TIM_TISEL_TI1SEL_Msk

#define	TIM_TISEL_TI1SEL_0 (0x1UL << TIM_TISEL_TI1SEL_Pos)

#define	TIM_TISEL_TI1SEL_1 (0x2UL << TIM_TISEL_TI1SEL_Pos)

#define	TIM_TISEL_TI1SEL_2 (0x4UL << TIM_TISEL_TI1SEL_Pos)

#define	TIM_TISEL_TI1SEL_3 (0x8UL << TIM_TISEL_TI1SEL_Pos)

#define	TIM_TISEL_TI2SEL_Pos (8U)

#define	TIM_TISEL_TI2SEL_Msk (0xFUL << TIM_TISEL_TI2SEL_Pos)

#define	TIM_TISEL_TI2SEL TIM_TISEL_TI2SEL_Msk

#define	TIM_TISEL_TI2SEL_0 (0x1UL << TIM_TISEL_TI2SEL_Pos)

#define	TIM_TISEL_TI2SEL_1 (0x2UL << TIM_TISEL_TI2SEL_Pos)

#define	TIM_TISEL_TI2SEL_2 (0x4UL << TIM_TISEL_TI2SEL_Pos)

#define	TIM_TISEL_TI2SEL_3 (0x8UL << TIM_TISEL_TI2SEL_Pos)

#define	TIM_TISEL_TI3SEL_Pos (16U)

#define	TIM_TISEL_TI3SEL_Msk (0xFUL << TIM_TISEL_TI3SEL_Pos)

#define	TIM_TISEL_TI3SEL TIM_TISEL_TI3SEL_Msk

#define	TIM_TISEL_TI3SEL_0 (0x1UL << TIM_TISEL_TI3SEL_Pos)

#define	TIM_TISEL_TI3SEL_1 (0x2UL << TIM_TISEL_TI3SEL_Pos)

#define	TIM_TISEL_TI3SEL_2 (0x4UL << TIM_TISEL_TI3SEL_Pos)

#define	TIM_TISEL_TI3SEL_3 (0x8UL << TIM_TISEL_TI3SEL_Pos)

#define	TIM_TISEL_TI4SEL_Pos (24U)

#define	TIM_TISEL_TI4SEL_Msk (0xFUL << TIM_TISEL_TI4SEL_Pos)

#define	TIM_TISEL_TI4SEL TIM_TISEL_TI4SEL_Msk

#define	TIM_TISEL_TI4SEL_0 (0x1UL << TIM_TISEL_TI4SEL_Pos)

#define	TIM_TISEL_TI4SEL_1 (0x2UL << TIM_TISEL_TI4SEL_Pos)

#define	TIM_TISEL_TI4SEL_2 (0x4UL << TIM_TISEL_TI4SEL_Pos)

#define	TIM_TISEL_TI4SEL_3 (0x8UL << TIM_TISEL_TI4SEL_Pos)

#define	TIM_DTR2_DTGF_Pos (0U)

#define	TIM_DTR2_DTGF_Msk (0xFFUL << TIM_DTR2_DTGF_Pos)

#define	TIM_DTR2_DTGF TIM_DTR2_DTGF_Msk

#define	TIM_DTR2_DTGF_0 (0x01UL << TIM_DTR2_DTGF_Pos)

#define	TIM_DTR2_DTGF_1 (0x02UL << TIM_DTR2_DTGF_Pos)

#define	TIM_DTR2_DTGF_2 (0x04UL << TIM_DTR2_DTGF_Pos)

#define	TIM_DTR2_DTGF_3 (0x08UL << TIM_DTR2_DTGF_Pos)

#define	TIM_DTR2_DTGF_4 (0x10UL << TIM_DTR2_DTGF_Pos)

#define	TIM_DTR2_DTGF_5 (0x20UL << TIM_DTR2_DTGF_Pos)

#define	TIM_DTR2_DTGF_6 (0x40UL << TIM_DTR2_DTGF_Pos)

#define	TIM_DTR2_DTGF_7 (0x80UL << TIM_DTR2_DTGF_Pos)

#define	TIM_DTR2_DTAE_Pos (16U)

#define	TIM_DTR2_DTAE_Msk (0x1UL << TIM_DTR2_DTAE_Pos)

#define	TIM_DTR2_DTAE TIM_DTR2_DTAE_Msk

#define	TIM_DTR2_DTPE_Pos (17U)

#define	TIM_DTR2_DTPE_Msk (0x1UL << TIM_DTR2_DTPE_Pos)

#define	TIM_DTR2_DTPE TIM_DTR2_DTPE_Msk

#define	TIM_ECR_IE_Pos (0U)

#define	TIM_ECR_IE_Msk (0x1UL << TIM_ECR_IE_Pos)

#define	TIM_ECR_IE TIM_ECR_IE_Msk

#define	TIM_ECR_IDIR_Pos (1U)

#define	TIM_ECR_IDIR_Msk (0x3UL << TIM_ECR_IDIR_Pos)

#define	TIM_ECR_IDIR TIM_ECR_IDIR_Msk

#define	TIM_ECR_IDIR_0 (0x01UL << TIM_ECR_IDIR_Pos)

#define	TIM_ECR_IDIR_1 (0x02UL << TIM_ECR_IDIR_Pos)

#define	TIM_ECR_FIDX_Pos (5U)

#define	TIM_ECR_FIDX_Msk (0x1UL << TIM_ECR_FIDX_Pos)

#define	TIM_ECR_FIDX TIM_ECR_FIDX_Msk

#define	TIM_ECR_IPOS_Pos (6U)

#define	TIM_ECR_IPOS_Msk (0x3UL << TIM_ECR_IPOS_Pos)

#define	TIM_ECR_IPOS TIM_ECR_IPOS_Msk

#define	TIM_ECR_IPOS_0 (0x01UL << TIM_ECR_IPOS_Pos)

#define	TIM_ECR_IPOS_1 (0x02UL << TIM_ECR_IPOS_Pos)

#define	TIM_ECR_PW_Pos (16U)

#define	TIM_ECR_PW_Msk (0xFFUL << TIM_ECR_PW_Pos)

#define	TIM_ECR_PW TIM_ECR_PW_Msk

#define	TIM_ECR_PW_0 (0x01UL << TIM_ECR_PW_Pos)

#define	TIM_ECR_PW_1 (0x02UL << TIM_ECR_PW_Pos)

#define	TIM_ECR_PW_2 (0x04UL << TIM_ECR_PW_Pos)

#define	TIM_ECR_PW_3 (0x08UL << TIM_ECR_PW_Pos)

#define	TIM_ECR_PW_4 (0x10UL << TIM_ECR_PW_Pos)

#define	TIM_ECR_PW_5 (0x20UL << TIM_ECR_PW_Pos)

#define	TIM_ECR_PW_6 (0x40UL << TIM_ECR_PW_Pos)

#define	TIM_ECR_PW_7 (0x80UL << TIM_ECR_PW_Pos)

#define	TIM_ECR_PWPRSC_Pos (24U)

#define	TIM_ECR_PWPRSC_Msk (0x7UL << TIM_ECR_PWPRSC_Pos)

#define	TIM_ECR_PWPRSC TIM_ECR_PWPRSC_Msk

#define	TIM_ECR_PWPRSC_0 (0x01UL << TIM_ECR_PWPRSC_Pos)

#define	TIM_ECR_PWPRSC_1 (0x02UL << TIM_ECR_PWPRSC_Pos)

#define	TIM_ECR_PWPRSC_2 (0x04UL << TIM_ECR_PWPRSC_Pos)

#define	TIM_DMAR_DMAB_Pos (0U)

#define	TIM_DMAR_DMAB_Msk (0xFFFFFFFFUL << TIM_DMAR_DMAB_Pos)

#define	TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk

#define	LPTIM_ISR_CMPM_Pos (0U)

#define	LPTIM_ISR_CMPM_Msk (0x1UL << LPTIM_ISR_CMPM_Pos)

#define	LPTIM_ISR_CMPM LPTIM_ISR_CMPM_Msk

#define	LPTIM_ISR_ARRM_Pos (1U)

#define	LPTIM_ISR_ARRM_Msk (0x1UL << LPTIM_ISR_ARRM_Pos)

#define	LPTIM_ISR_ARRM LPTIM_ISR_ARRM_Msk

#define	LPTIM_ISR_EXTTRIG_Pos (2U)

#define	LPTIM_ISR_EXTTRIG_Msk (0x1UL << LPTIM_ISR_EXTTRIG_Pos)

#define	LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG_Msk

#define	LPTIM_ISR_CMPOK_Pos (3U)

#define	LPTIM_ISR_CMPOK_Msk (0x1UL << LPTIM_ISR_CMPOK_Pos)

#define	LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK_Msk

#define	LPTIM_ISR_ARROK_Pos (4U)

#define	LPTIM_ISR_ARROK_Msk (0x1UL << LPTIM_ISR_ARROK_Pos)

#define	LPTIM_ISR_ARROK LPTIM_ISR_ARROK_Msk

#define	LPTIM_ISR_UP_Pos (5U)

#define	LPTIM_ISR_UP_Msk (0x1UL << LPTIM_ISR_UP_Pos)

#define	LPTIM_ISR_UP LPTIM_ISR_UP_Msk

#define	LPTIM_ISR_DOWN_Pos (6U)

#define	LPTIM_ISR_DOWN_Msk (0x1UL << LPTIM_ISR_DOWN_Pos)

#define	LPTIM_ISR_DOWN LPTIM_ISR_DOWN_Msk

#define	LPTIM_ICR_CMPMCF_Pos (0U)

#define	LPTIM_ICR_CMPMCF_Msk (0x1UL << LPTIM_ICR_CMPMCF_Pos)

#define	LPTIM_ICR_CMPMCF LPTIM_ICR_CMPMCF_Msk

#define	LPTIM_ICR_ARRMCF_Pos (1U)

#define	LPTIM_ICR_ARRMCF_Msk (0x1UL << LPTIM_ICR_ARRMCF_Pos)

#define	LPTIM_ICR_ARRMCF LPTIM_ICR_ARRMCF_Msk

#define	LPTIM_ICR_EXTTRIGCF_Pos (2U)

#define	LPTIM_ICR_EXTTRIGCF_Msk (0x1UL << LPTIM_ICR_EXTTRIGCF_Pos)

#define	LPTIM_ICR_EXTTRIGCF LPTIM_ICR_EXTTRIGCF_Msk

#define	LPTIM_ICR_CMPOKCF_Pos (3U)

#define	LPTIM_ICR_CMPOKCF_Msk (0x1UL << LPTIM_ICR_CMPOKCF_Pos)

#define	LPTIM_ICR_CMPOKCF LPTIM_ICR_CMPOKCF_Msk

#define	LPTIM_ICR_ARROKCF_Pos (4U)

#define	LPTIM_ICR_ARROKCF_Msk (0x1UL << LPTIM_ICR_ARROKCF_Pos)

#define	LPTIM_ICR_ARROKCF LPTIM_ICR_ARROKCF_Msk

#define	LPTIM_ICR_UPCF_Pos (5U)

#define	LPTIM_ICR_UPCF_Msk (0x1UL << LPTIM_ICR_UPCF_Pos)

#define	LPTIM_ICR_UPCF LPTIM_ICR_UPCF_Msk

#define	LPTIM_ICR_DOWNCF_Pos (6U)

#define	LPTIM_ICR_DOWNCF_Msk (0x1UL << LPTIM_ICR_DOWNCF_Pos)

#define	LPTIM_ICR_DOWNCF LPTIM_ICR_DOWNCF_Msk

#define	LPTIM_IER_CMPMIE_Pos (0U)

#define	LPTIM_IER_CMPMIE_Msk (0x1UL << LPTIM_IER_CMPMIE_Pos)

#define	LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE_Msk

#define	LPTIM_IER_ARRMIE_Pos (1U)

#define	LPTIM_IER_ARRMIE_Msk (0x1UL << LPTIM_IER_ARRMIE_Pos)

#define	LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE_Msk

#define	LPTIM_IER_EXTTRIGIE_Pos (2U)

#define	LPTIM_IER_EXTTRIGIE_Msk (0x1UL << LPTIM_IER_EXTTRIGIE_Pos)

#define	LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE_Msk

#define	LPTIM_IER_CMPOKIE_Pos (3U)

#define	LPTIM_IER_CMPOKIE_Msk (0x1UL << LPTIM_IER_CMPOKIE_Pos)

#define	LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE_Msk

#define	LPTIM_IER_ARROKIE_Pos (4U)

#define	LPTIM_IER_ARROKIE_Msk (0x1UL << LPTIM_IER_ARROKIE_Pos)

#define	LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE_Msk

#define	LPTIM_IER_UPIE_Pos (5U)

#define	LPTIM_IER_UPIE_Msk (0x1UL << LPTIM_IER_UPIE_Pos)

#define	LPTIM_IER_UPIE LPTIM_IER_UPIE_Msk

#define	LPTIM_IER_DOWNIE_Pos (6U)

#define	LPTIM_IER_DOWNIE_Msk (0x1UL << LPTIM_IER_DOWNIE_Pos)

#define	LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE_Msk

#define	LPTIM_CFGR_CKSEL_Pos (0U)

#define	LPTIM_CFGR_CKSEL_Msk (0x1UL << LPTIM_CFGR_CKSEL_Pos)

#define	LPTIM_CFGR_CKSEL LPTIM_CFGR_CKSEL_Msk

#define	LPTIM_CFGR_CKPOL_Pos (1U)

#define	LPTIM_CFGR_CKPOL_Msk (0x3UL << LPTIM_CFGR_CKPOL_Pos)

#define	LPTIM_CFGR_CKPOL LPTIM_CFGR_CKPOL_Msk

#define	LPTIM_CFGR_CKPOL_0 (0x1UL << LPTIM_CFGR_CKPOL_Pos)

#define	LPTIM_CFGR_CKPOL_1 (0x2UL << LPTIM_CFGR_CKPOL_Pos)

#define	LPTIM_CFGR_CKFLT_Pos (3U)

#define	LPTIM_CFGR_CKFLT_Msk (0x3UL << LPTIM_CFGR_CKFLT_Pos)

#define	LPTIM_CFGR_CKFLT LPTIM_CFGR_CKFLT_Msk

#define	LPTIM_CFGR_CKFLT_0 (0x1UL << LPTIM_CFGR_CKFLT_Pos)

#define	LPTIM_CFGR_CKFLT_1 (0x2UL << LPTIM_CFGR_CKFLT_Pos)

#define	LPTIM_CFGR_TRGFLT_Pos (6U)

#define	LPTIM_CFGR_TRGFLT_Msk (0x3UL << LPTIM_CFGR_TRGFLT_Pos)

#define	LPTIM_CFGR_TRGFLT LPTIM_CFGR_TRGFLT_Msk

#define	LPTIM_CFGR_TRGFLT_0 (0x1UL << LPTIM_CFGR_TRGFLT_Pos)

#define	LPTIM_CFGR_TRGFLT_1 (0x2UL << LPTIM_CFGR_TRGFLT_Pos)

#define	LPTIM_CFGR_PRESC_Pos (9U)

#define	LPTIM_CFGR_PRESC_Msk (0x7UL << LPTIM_CFGR_PRESC_Pos)

#define	LPTIM_CFGR_PRESC LPTIM_CFGR_PRESC_Msk

#define	LPTIM_CFGR_PRESC_0 (0x1UL << LPTIM_CFGR_PRESC_Pos)

#define	LPTIM_CFGR_PRESC_1 (0x2UL << LPTIM_CFGR_PRESC_Pos)

#define	LPTIM_CFGR_PRESC_2 (0x4UL << LPTIM_CFGR_PRESC_Pos)

#define	LPTIM_CFGR_TRIGSEL_Pos (13U)

#define	LPTIM_CFGR_TRIGSEL_Msk (0x10007UL << LPTIM_CFGR_TRIGSEL_Pos)

#define	LPTIM_CFGR_TRIGSEL LPTIM_CFGR_TRIGSEL_Msk

#define	LPTIM_CFGR_TRIGSEL_0 (0x00001UL << LPTIM_CFGR_TRIGSEL_Pos)

#define	LPTIM_CFGR_TRIGSEL_1 (0x00002UL << LPTIM_CFGR_TRIGSEL_Pos)

#define	LPTIM_CFGR_TRIGSEL_2 (0x00004UL << LPTIM_CFGR_TRIGSEL_Pos)

#define	LPTIM_CFGR_TRIGSEL_3 (0x10000UL << LPTIM_CFGR_TRIGSEL_Pos)

#define	LPTIM_CFGR_TRIGEN_Pos (17U)

#define	LPTIM_CFGR_TRIGEN_Msk (0x3UL << LPTIM_CFGR_TRIGEN_Pos)

#define	LPTIM_CFGR_TRIGEN LPTIM_CFGR_TRIGEN_Msk

#define	LPTIM_CFGR_TRIGEN_0 (0x1UL << LPTIM_CFGR_TRIGEN_Pos)

#define	LPTIM_CFGR_TRIGEN_1 (0x2UL << LPTIM_CFGR_TRIGEN_Pos)

#define	LPTIM_CFGR_TIMOUT_Pos (19U)

#define	LPTIM_CFGR_TIMOUT_Msk (0x1UL << LPTIM_CFGR_TIMOUT_Pos)

#define	LPTIM_CFGR_TIMOUT LPTIM_CFGR_TIMOUT_Msk

#define	LPTIM_CFGR_WAVE_Pos (20U)

#define	LPTIM_CFGR_WAVE_Msk (0x1UL << LPTIM_CFGR_WAVE_Pos)

#define	LPTIM_CFGR_WAVE LPTIM_CFGR_WAVE_Msk

#define	LPTIM_CFGR_WAVPOL_Pos (21U)

#define	LPTIM_CFGR_WAVPOL_Msk (0x1UL << LPTIM_CFGR_WAVPOL_Pos)

#define	LPTIM_CFGR_WAVPOL LPTIM_CFGR_WAVPOL_Msk

#define	LPTIM_CFGR_PRELOAD_Pos (22U)

#define	LPTIM_CFGR_PRELOAD_Msk (0x1UL << LPTIM_CFGR_PRELOAD_Pos)

#define	LPTIM_CFGR_PRELOAD LPTIM_CFGR_PRELOAD_Msk

#define	LPTIM_CFGR_COUNTMODE_Pos (23U)

#define	LPTIM_CFGR_COUNTMODE_Msk (0x1UL << LPTIM_CFGR_COUNTMODE_Pos)

#define	LPTIM_CFGR_COUNTMODE LPTIM_CFGR_COUNTMODE_Msk

#define	LPTIM_CFGR_ENC_Pos (24U)

#define	LPTIM_CFGR_ENC_Msk (0x1UL << LPTIM_CFGR_ENC_Pos)

#define	LPTIM_CFGR_ENC LPTIM_CFGR_ENC_Msk

#define	LPTIM_CR_ENABLE_Pos (0U)

#define	LPTIM_CR_ENABLE_Msk (0x1UL << LPTIM_CR_ENABLE_Pos)

#define	LPTIM_CR_ENABLE LPTIM_CR_ENABLE_Msk

#define	LPTIM_CR_SNGSTRT_Pos (1U)

#define	LPTIM_CR_SNGSTRT_Msk (0x1UL << LPTIM_CR_SNGSTRT_Pos)

#define	LPTIM_CR_SNGSTRT LPTIM_CR_SNGSTRT_Msk

#define	LPTIM_CR_CNTSTRT_Pos (2U)

#define	LPTIM_CR_CNTSTRT_Msk (0x1UL << LPTIM_CR_CNTSTRT_Pos)

#define	LPTIM_CR_CNTSTRT LPTIM_CR_CNTSTRT_Msk

#define	LPTIM_CR_COUNTRST_Pos (3U)

#define	LPTIM_CR_COUNTRST_Msk (0x1UL << LPTIM_CR_COUNTRST_Pos)

#define	LPTIM_CR_COUNTRST LPTIM_CR_COUNTRST_Msk

#define	LPTIM_CR_RSTARE_Pos (4U)

#define	LPTIM_CR_RSTARE_Msk (0x1UL << LPTIM_CR_RSTARE_Pos)

#define	LPTIM_CR_RSTARE LPTIM_CR_RSTARE_Msk

#define	LPTIM_CMP_CMP_Pos (0U)

#define	LPTIM_CMP_CMP_Msk (0xFFFFUL << LPTIM_CMP_CMP_Pos)

#define	LPTIM_CMP_CMP LPTIM_CMP_CMP_Msk

#define	LPTIM_ARR_ARR_Pos (0U)

#define	LPTIM_ARR_ARR_Msk (0xFFFFUL << LPTIM_ARR_ARR_Pos)

#define	LPTIM_ARR_ARR LPTIM_ARR_ARR_Msk

#define	LPTIM_CNT_CNT_Pos (0U)

#define	LPTIM_CNT_CNT_Msk (0xFFFFUL << LPTIM_CNT_CNT_Pos)

#define	LPTIM_CNT_CNT LPTIM_CNT_CNT_Msk

#define	LPTIM_OR_IN1_Pos (0U)

#define	LPTIM_OR_IN1_Msk (0xDUL << LPTIM_OR_IN1_Pos)

#define	LPTIM_OR_IN1 LPTIM_OR_IN1_Msk

#define	LPTIM_OR_IN1_0 (0x1UL << LPTIM_OR_IN1_Pos)

#define	LPTIM_OR_IN1_1 (0x4UL << LPTIM_OR_IN1_Pos)

#define	LPTIM_OR_IN1_2 (0x8UL << LPTIM_OR_IN1_Pos)

#define	LPTIM_OR_IN2_Pos (1U)

#define	LPTIM_OR_IN2_Msk (0x19UL << LPTIM_OR_IN2_Pos)

#define	LPTIM_OR_IN2 LPTIM_OR_IN2_Msk

#define	LPTIM_OR_IN2_0 (0x1UL << LPTIM_OR_IN2_Pos)

#define	LPTIM_OR_IN2_1 (0x8UL << LPTIM_OR_IN2_Pos)

#define	LPTIM_OR_IN2_2 (0x10UL << LPTIM_OR_IN2_Pos)

#define	USART_CR1_UE_Pos (0U)

#define	USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos)

#define	USART_CR1_UE USART_CR1_UE_Msk

#define	USART_CR1_UESM_Pos (1U)

#define	USART_CR1_UESM_Msk (0x1UL << USART_CR1_UESM_Pos)

#define	USART_CR1_UESM USART_CR1_UESM_Msk

#define	USART_CR1_RE_Pos (2U)

#define	USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos)

#define	USART_CR1_RE USART_CR1_RE_Msk

#define	USART_CR1_TE_Pos (3U)

#define	USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos)

#define	USART_CR1_TE USART_CR1_TE_Msk

#define	USART_CR1_IDLEIE_Pos (4U)

#define	USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos)

#define	USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk

#define	USART_CR1_RXNEIE_Pos (5U)

#define	USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos)

#define	USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk

#define	USART_CR1_RXNEIE_RXFNEIE_Pos USART_CR1_RXNEIE_Pos

#define	USART_CR1_RXNEIE_RXFNEIE_Msk USART_CR1_RXNEIE_Msk

#define	USART_CR1_RXNEIE_RXFNEIE USART_CR1_RXNEIE_Msk

#define	USART_CR1_TCIE_Pos (6U)

#define	USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos)

#define	USART_CR1_TCIE USART_CR1_TCIE_Msk

#define	USART_CR1_TXEIE_Pos (7U)

#define	USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos)

#define	USART_CR1_TXEIE USART_CR1_TXEIE_Msk

#define	USART_CR1_TXEIE_TXFNFIE_Pos USART_CR1_TXEIE_Pos

#define	USART_CR1_TXEIE_TXFNFIE_Msk USART_CR1_TXEIE_Msk

#define	USART_CR1_TXEIE_TXFNFIE USART_CR1_TXEIE_Msk

#define	USART_CR1_PEIE_Pos (8U)

#define	USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos)

#define	USART_CR1_PEIE USART_CR1_PEIE_Msk

#define	USART_CR1_PS_Pos (9U)

#define	USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos)

#define	USART_CR1_PS USART_CR1_PS_Msk

#define	USART_CR1_PCE_Pos (10U)

#define	USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos)

#define	USART_CR1_PCE USART_CR1_PCE_Msk

#define	USART_CR1_WAKE_Pos (11U)

#define	USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos)

#define	USART_CR1_WAKE USART_CR1_WAKE_Msk

#define	USART_CR1_M_Pos (12U)

#define	USART_CR1_M_Msk (0x10001UL << USART_CR1_M_Pos)

#define	USART_CR1_M USART_CR1_M_Msk

#define	USART_CR1_M0_Pos (12U)

#define	USART_CR1_M0_Msk (0x1UL << USART_CR1_M0_Pos)

#define	USART_CR1_M0 USART_CR1_M0_Msk

#define	USART_CR1_MME_Pos (13U)

#define	USART_CR1_MME_Msk (0x1UL << USART_CR1_MME_Pos)

#define	USART_CR1_MME USART_CR1_MME_Msk

#define	USART_CR1_CMIE_Pos (14U)

#define	USART_CR1_CMIE_Msk (0x1UL << USART_CR1_CMIE_Pos)

#define	USART_CR1_CMIE USART_CR1_CMIE_Msk

#define	USART_CR1_OVER8_Pos (15U)

#define	USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos)

#define	USART_CR1_OVER8 USART_CR1_OVER8_Msk

#define	USART_CR1_DEDT_Pos (16U)

#define	USART_CR1_DEDT_Msk (0x1FUL << USART_CR1_DEDT_Pos)

#define	USART_CR1_DEDT USART_CR1_DEDT_Msk

#define	USART_CR1_DEDT_0 (0x01UL << USART_CR1_DEDT_Pos)

#define	USART_CR1_DEDT_1 (0x02UL << USART_CR1_DEDT_Pos)

#define	USART_CR1_DEDT_2 (0x04UL << USART_CR1_DEDT_Pos)

#define	USART_CR1_DEDT_3 (0x08UL << USART_CR1_DEDT_Pos)

#define	USART_CR1_DEDT_4 (0x10UL << USART_CR1_DEDT_Pos)

#define	USART_CR1_DEAT_Pos (21U)

#define	USART_CR1_DEAT_Msk (0x1FUL << USART_CR1_DEAT_Pos)

#define	USART_CR1_DEAT USART_CR1_DEAT_Msk

#define	USART_CR1_DEAT_0 (0x01UL << USART_CR1_DEAT_Pos)

#define	USART_CR1_DEAT_1 (0x02UL << USART_CR1_DEAT_Pos)

#define	USART_CR1_DEAT_2 (0x04UL << USART_CR1_DEAT_Pos)

#define	USART_CR1_DEAT_3 (0x08UL << USART_CR1_DEAT_Pos)

#define	USART_CR1_DEAT_4 (0x10UL << USART_CR1_DEAT_Pos)

#define	USART_CR1_RTOIE_Pos (26U)

#define	USART_CR1_RTOIE_Msk (0x1UL << USART_CR1_RTOIE_Pos)

#define	USART_CR1_RTOIE USART_CR1_RTOIE_Msk

#define	USART_CR1_EOBIE_Pos (27U)

#define	USART_CR1_EOBIE_Msk (0x1UL << USART_CR1_EOBIE_Pos)

#define	USART_CR1_EOBIE USART_CR1_EOBIE_Msk

#define	USART_CR1_M1_Pos (28U)

#define	USART_CR1_M1_Msk (0x1UL << USART_CR1_M1_Pos)

#define	USART_CR1_M1 USART_CR1_M1_Msk

#define	USART_CR1_FIFOEN_Pos (29U)

#define	USART_CR1_FIFOEN_Msk (0x1UL << USART_CR1_FIFOEN_Pos)

#define	USART_CR1_FIFOEN USART_CR1_FIFOEN_Msk

#define	USART_CR1_TXFEIE_Pos (30U)

#define	USART_CR1_TXFEIE_Msk (0x1UL << USART_CR1_TXFEIE_Pos)

#define	USART_CR1_TXFEIE USART_CR1_TXFEIE_Msk

#define	USART_CR1_RXFFIE_Pos (31U)

#define	USART_CR1_RXFFIE_Msk (0x1UL << USART_CR1_RXFFIE_Pos)

#define	USART_CR1_RXFFIE USART_CR1_RXFFIE_Msk

#define	USART_CR2_SLVEN_Pos (0U)

#define	USART_CR2_SLVEN_Msk (0x1UL << USART_CR2_SLVEN_Pos)

#define	USART_CR2_SLVEN USART_CR2_SLVEN_Msk

#define	USART_CR2_DIS_NSS_Pos (3U)

#define	USART_CR2_DIS_NSS_Msk (0x1UL << USART_CR2_DIS_NSS_Pos)

#define	USART_CR2_DIS_NSS USART_CR2_DIS_NSS_Msk

#define	USART_CR2_ADDM7_Pos (4U)

#define	USART_CR2_ADDM7_Msk (0x1UL << USART_CR2_ADDM7_Pos)

#define	USART_CR2_ADDM7 USART_CR2_ADDM7_Msk

#define	USART_CR2_LBDL_Pos (5U)

#define	USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos)

#define	USART_CR2_LBDL USART_CR2_LBDL_Msk

#define	USART_CR2_LBDIE_Pos (6U)

#define	USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos)

#define	USART_CR2_LBDIE USART_CR2_LBDIE_Msk

#define	USART_CR2_LBCL_Pos (8U)

#define	USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos)

#define	USART_CR2_LBCL USART_CR2_LBCL_Msk

#define	USART_CR2_CPHA_Pos (9U)

#define	USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos)

#define	USART_CR2_CPHA USART_CR2_CPHA_Msk

#define	USART_CR2_CPOL_Pos (10U)

#define	USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos)

#define	USART_CR2_CPOL USART_CR2_CPOL_Msk

#define	USART_CR2_CLKEN_Pos (11U)

#define	USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos)

#define	USART_CR2_CLKEN USART_CR2_CLKEN_Msk

#define	USART_CR2_STOP_Pos (12U)

#define	USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos)

#define	USART_CR2_STOP USART_CR2_STOP_Msk

#define	USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos)

#define	USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos)

#define	USART_CR2_LINEN_Pos (14U)

#define	USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos)

#define	USART_CR2_LINEN USART_CR2_LINEN_Msk

#define	USART_CR2_SWAP_Pos (15U)

#define	USART_CR2_SWAP_Msk (0x1UL << USART_CR2_SWAP_Pos)

#define	USART_CR2_SWAP USART_CR2_SWAP_Msk

#define	USART_CR2_RXINV_Pos (16U)

#define	USART_CR2_RXINV_Msk (0x1UL << USART_CR2_RXINV_Pos)

#define	USART_CR2_RXINV USART_CR2_RXINV_Msk

#define	USART_CR2_TXINV_Pos (17U)

#define	USART_CR2_TXINV_Msk (0x1UL << USART_CR2_TXINV_Pos)

#define	USART_CR2_TXINV USART_CR2_TXINV_Msk

#define	USART_CR2_DATAINV_Pos (18U)

#define	USART_CR2_DATAINV_Msk (0x1UL << USART_CR2_DATAINV_Pos)

#define	USART_CR2_DATAINV USART_CR2_DATAINV_Msk

#define	USART_CR2_MSBFIRST_Pos (19U)

#define	USART_CR2_MSBFIRST_Msk (0x1UL << USART_CR2_MSBFIRST_Pos)

#define	USART_CR2_MSBFIRST USART_CR2_MSBFIRST_Msk

#define	USART_CR2_ABREN_Pos (20U)

#define	USART_CR2_ABREN_Msk (0x1UL << USART_CR2_ABREN_Pos)

#define	USART_CR2_ABREN USART_CR2_ABREN_Msk

#define	USART_CR2_ABRMODE_Pos (21U)

#define	USART_CR2_ABRMODE_Msk (0x3UL << USART_CR2_ABRMODE_Pos)

#define	USART_CR2_ABRMODE USART_CR2_ABRMODE_Msk

#define	USART_CR2_ABRMODE_0 (0x1UL << USART_CR2_ABRMODE_Pos)

#define	USART_CR2_ABRMODE_1 (0x2UL << USART_CR2_ABRMODE_Pos)

#define	USART_CR2_RTOEN_Pos (23U)

#define	USART_CR2_RTOEN_Msk (0x1UL << USART_CR2_RTOEN_Pos)

#define	USART_CR2_RTOEN USART_CR2_RTOEN_Msk

#define	USART_CR2_ADD_Pos (24U)

#define	USART_CR2_ADD_Msk (0xFFUL << USART_CR2_ADD_Pos)

#define	USART_CR2_ADD USART_CR2_ADD_Msk

#define	USART_CR3_EIE_Pos (0U)

#define	USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos)

#define	USART_CR3_EIE USART_CR3_EIE_Msk

#define	USART_CR3_IREN_Pos (1U)

#define	USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos)

#define	USART_CR3_IREN USART_CR3_IREN_Msk

#define	USART_CR3_IRLP_Pos (2U)

#define	USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos)

#define	USART_CR3_IRLP USART_CR3_IRLP_Msk

#define	USART_CR3_HDSEL_Pos (3U)

#define	USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos)

#define	USART_CR3_HDSEL USART_CR3_HDSEL_Msk

#define	USART_CR3_NACK_Pos (4U)

#define	USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos)

#define	USART_CR3_NACK USART_CR3_NACK_Msk

#define	USART_CR3_SCEN_Pos (5U)

#define	USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos)

#define	USART_CR3_SCEN USART_CR3_SCEN_Msk

#define	USART_CR3_DMAR_Pos (6U)

#define	USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos)

#define	USART_CR3_DMAR USART_CR3_DMAR_Msk

#define	USART_CR3_DMAT_Pos (7U)

#define	USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos)

#define	USART_CR3_DMAT USART_CR3_DMAT_Msk

#define	USART_CR3_RTSE_Pos (8U)

#define	USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos)

#define	USART_CR3_RTSE USART_CR3_RTSE_Msk

#define	USART_CR3_CTSE_Pos (9U)

#define	USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos)

#define	USART_CR3_CTSE USART_CR3_CTSE_Msk

#define	USART_CR3_CTSIE_Pos (10U)

#define	USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos)

#define	USART_CR3_CTSIE USART_CR3_CTSIE_Msk

#define	USART_CR3_ONEBIT_Pos (11U)

#define	USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos)

#define	USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk

#define	USART_CR3_OVRDIS_Pos (12U)

#define	USART_CR3_OVRDIS_Msk (0x1UL << USART_CR3_OVRDIS_Pos)

#define	USART_CR3_OVRDIS USART_CR3_OVRDIS_Msk

#define	USART_CR3_DDRE_Pos (13U)

#define	USART_CR3_DDRE_Msk (0x1UL << USART_CR3_DDRE_Pos)

#define	USART_CR3_DDRE USART_CR3_DDRE_Msk

#define	USART_CR3_DEM_Pos (14U)

#define	USART_CR3_DEM_Msk (0x1UL << USART_CR3_DEM_Pos)

#define	USART_CR3_DEM USART_CR3_DEM_Msk

#define	USART_CR3_DEP_Pos (15U)

#define	USART_CR3_DEP_Msk (0x1UL << USART_CR3_DEP_Pos)

#define	USART_CR3_DEP USART_CR3_DEP_Msk

#define	USART_CR3_SCARCNT_Pos (17U)

#define	USART_CR3_SCARCNT_Msk (0x7UL << USART_CR3_SCARCNT_Pos)

#define	USART_CR3_SCARCNT USART_CR3_SCARCNT_Msk

#define	USART_CR3_SCARCNT_0 (0x1UL << USART_CR3_SCARCNT_Pos)

#define	USART_CR3_SCARCNT_1 (0x2UL << USART_CR3_SCARCNT_Pos)

#define	USART_CR3_SCARCNT_2 (0x4UL << USART_CR3_SCARCNT_Pos)

#define	USART_CR3_WUS_Pos (20U)

#define	USART_CR3_WUS_Msk (0x3UL << USART_CR3_WUS_Pos)

#define	USART_CR3_WUS USART_CR3_WUS_Msk

#define	USART_CR3_WUS_0 (0x1UL << USART_CR3_WUS_Pos)

#define	USART_CR3_WUS_1 (0x2UL << USART_CR3_WUS_Pos)

#define	USART_CR3_WUFIE_Pos (22U)

#define	USART_CR3_WUFIE_Msk (0x1UL << USART_CR3_WUFIE_Pos)

#define	USART_CR3_WUFIE USART_CR3_WUFIE_Msk

#define	USART_CR3_TXFTIE_Pos (23U)

#define	USART_CR3_TXFTIE_Msk (0x1UL << USART_CR3_TXFTIE_Pos)

#define	USART_CR3_TXFTIE USART_CR3_TXFTIE_Msk

#define	USART_CR3_TCBGTIE_Pos (24U)

#define	USART_CR3_TCBGTIE_Msk (0x1UL << USART_CR3_TCBGTIE_Pos)

#define	USART_CR3_TCBGTIE USART_CR3_TCBGTIE_Msk

#define	USART_CR3_RXFTCFG_Pos (25U)

#define	USART_CR3_RXFTCFG_Msk (0x7UL << USART_CR3_RXFTCFG_Pos)

#define	USART_CR3_RXFTCFG USART_CR3_RXFTCFG_Msk

#define	USART_CR3_RXFTCFG_0 (0x1UL << USART_CR3_RXFTCFG_Pos)

#define	USART_CR3_RXFTCFG_1 (0x2UL << USART_CR3_RXFTCFG_Pos)

#define	USART_CR3_RXFTCFG_2 (0x4UL << USART_CR3_RXFTCFG_Pos)

#define	USART_CR3_RXFTIE_Pos (28U)

#define	USART_CR3_RXFTIE_Msk (0x1UL << USART_CR3_RXFTIE_Pos)

#define	USART_CR3_RXFTIE USART_CR3_RXFTIE_Msk

#define	USART_CR3_TXFTCFG_Pos (29U)

#define	USART_CR3_TXFTCFG_Msk (0x7UL << USART_CR3_TXFTCFG_Pos)

#define	USART_CR3_TXFTCFG USART_CR3_TXFTCFG_Msk

#define	USART_CR3_TXFTCFG_0 (0x1UL << USART_CR3_TXFTCFG_Pos)

#define	USART_CR3_TXFTCFG_1 (0x2UL << USART_CR3_TXFTCFG_Pos)

#define	USART_CR3_TXFTCFG_2 (0x4UL << USART_CR3_TXFTCFG_Pos)

#define	USART_BRR_LPUART_Pos (0U)

#define	USART_BRR_LPUART_Msk (0xFFFFFUL << USART_BRR_LPUART_Pos)

#define	USART_BRR_LPUART USART_BRR_LPUART_Msk

#define	USART_BRR_BRR_Pos (0U)

#define	USART_BRR_BRR_Msk (0xFFFFUL << USART_BRR_BRR_Pos)

#define	USART_BRR_BRR USART_BRR_BRR_Msk

#define	USART_GTPR_PSC_Pos (0U)

#define	USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos)

#define	USART_GTPR_PSC USART_GTPR_PSC_Msk

#define	USART_GTPR_GT_Pos (8U)

#define	USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos)

#define	USART_GTPR_GT USART_GTPR_GT_Msk

#define	USART_RTOR_RTO_Pos (0U)

#define	USART_RTOR_RTO_Msk (0xFFFFFFUL << USART_RTOR_RTO_Pos)

#define	USART_RTOR_RTO USART_RTOR_RTO_Msk

#define	USART_RTOR_BLEN_Pos (24U)

#define	USART_RTOR_BLEN_Msk (0xFFUL << USART_RTOR_BLEN_Pos)

#define	USART_RTOR_BLEN USART_RTOR_BLEN_Msk

#define	USART_RQR_ABRRQ_Pos (0U)

#define	USART_RQR_ABRRQ_Msk (0x1UL << USART_RQR_ABRRQ_Pos)

#define	USART_RQR_ABRRQ USART_RQR_ABRRQ_Msk

#define	USART_RQR_SBKRQ_Pos (1U)

#define	USART_RQR_SBKRQ_Msk (0x1UL << USART_RQR_SBKRQ_Pos)

#define	USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk

#define	USART_RQR_MMRQ_Pos (2U)

#define	USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos)

#define	USART_RQR_MMRQ USART_RQR_MMRQ_Msk

#define	USART_RQR_RXFRQ_Pos (3U)

#define	USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos)

#define	USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk

#define	USART_RQR_TXFRQ_Pos (4U)

#define	USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos)

#define	USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk

#define	USART_ISR_PE_Pos (0U)

#define	USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos)

#define	USART_ISR_PE USART_ISR_PE_Msk

#define	USART_ISR_FE_Pos (1U)

#define	USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos)

#define	USART_ISR_FE USART_ISR_FE_Msk

#define	USART_ISR_NE_Pos (2U)

#define	USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos)

#define	USART_ISR_NE USART_ISR_NE_Msk

#define	USART_ISR_ORE_Pos (3U)

#define	USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos)

#define	USART_ISR_ORE USART_ISR_ORE_Msk

#define	USART_ISR_IDLE_Pos (4U)

#define	USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos)

#define	USART_ISR_IDLE USART_ISR_IDLE_Msk

#define	USART_ISR_RXNE_Pos (5U)

#define	USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos)

#define	USART_ISR_RXNE USART_ISR_RXNE_Msk

#define	USART_ISR_RXNE_RXFNE_Pos USART_ISR_RXNE_Pos

#define	USART_ISR_RXNE_RXFNE_Msk USART_ISR_RXNE_Msk

#define	USART_ISR_RXNE_RXFNE USART_ISR_RXNE_Msk

#define	USART_ISR_TC_Pos (6U)

#define	USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos)

#define	USART_ISR_TC USART_ISR_TC_Msk

#define	USART_ISR_TXE_Pos (7U)

#define	USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos)

#define	USART_ISR_TXE USART_ISR_TXE_Msk

#define	USART_ISR_TXE_TXFNF_Pos USART_ISR_TXE_Pos

#define	USART_ISR_TXE_TXFNF_Msk USART_ISR_TXE_Msk

#define	USART_ISR_TXE_TXFNF USART_ISR_TXE_Msk

#define	USART_ISR_LBDF_Pos (8U)

#define	USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos)

#define	USART_ISR_LBDF USART_ISR_LBDF_Msk

#define	USART_ISR_CTSIF_Pos (9U)

#define	USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos)

#define	USART_ISR_CTSIF USART_ISR_CTSIF_Msk

#define	USART_ISR_CTS_Pos (10U)

#define	USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos)

#define	USART_ISR_CTS USART_ISR_CTS_Msk

#define	USART_ISR_RTOF_Pos (11U)

#define	USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos)

#define	USART_ISR_RTOF USART_ISR_RTOF_Msk

#define	USART_ISR_EOBF_Pos (12U)

#define	USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos)

#define	USART_ISR_EOBF USART_ISR_EOBF_Msk

#define	USART_ISR_UDR_Pos (13U)

#define	USART_ISR_UDR_Msk (0x1UL << USART_ISR_UDR_Pos)

#define	USART_ISR_UDR USART_ISR_UDR_Msk

#define	USART_ISR_ABRE_Pos (14U)

#define	USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos)

#define	USART_ISR_ABRE USART_ISR_ABRE_Msk

#define	USART_ISR_ABRF_Pos (15U)

#define	USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos)

#define	USART_ISR_ABRF USART_ISR_ABRF_Msk

#define	USART_ISR_BUSY_Pos (16U)

#define	USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos)

#define	USART_ISR_BUSY USART_ISR_BUSY_Msk

#define	USART_ISR_CMF_Pos (17U)

#define	USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos)

#define	USART_ISR_CMF USART_ISR_CMF_Msk

#define	USART_ISR_SBKF_Pos (18U)

#define	USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos)

#define	USART_ISR_SBKF USART_ISR_SBKF_Msk

#define	USART_ISR_RWU_Pos (19U)

#define	USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos)

#define	USART_ISR_RWU USART_ISR_RWU_Msk

#define	USART_ISR_WUF_Pos (20U)

#define	USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos)

#define	USART_ISR_WUF USART_ISR_WUF_Msk

#define	USART_ISR_TEACK_Pos (21U)

#define	USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos)

#define	USART_ISR_TEACK USART_ISR_TEACK_Msk

#define	USART_ISR_REACK_Pos (22U)

#define	USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos)

#define	USART_ISR_REACK USART_ISR_REACK_Msk

#define	USART_ISR_TXFE_Pos (23U)

#define	USART_ISR_TXFE_Msk (0x1UL << USART_ISR_TXFE_Pos)

#define	USART_ISR_TXFE USART_ISR_TXFE_Msk

#define	USART_ISR_RXFF_Pos (24U)

#define	USART_ISR_RXFF_Msk (0x1UL << USART_ISR_RXFF_Pos)

#define	USART_ISR_RXFF USART_ISR_RXFF_Msk

#define	USART_ISR_TCBGT_Pos (25U)

#define	USART_ISR_TCBGT_Msk (0x1UL << USART_ISR_TCBGT_Pos)

#define	USART_ISR_TCBGT USART_ISR_TCBGT_Msk

#define	USART_ISR_RXFT_Pos (26U)

#define	USART_ISR_RXFT_Msk (0x1UL << USART_ISR_RXFT_Pos)

#define	USART_ISR_RXFT USART_ISR_RXFT_Msk

#define	USART_ISR_TXFT_Pos (27U)

#define	USART_ISR_TXFT_Msk (0x1UL << USART_ISR_TXFT_Pos)

#define	USART_ISR_TXFT USART_ISR_TXFT_Msk

#define	USART_ICR_PECF_Pos (0U)

#define	USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos)

#define	USART_ICR_PECF USART_ICR_PECF_Msk

#define	USART_ICR_FECF_Pos (1U)

#define	USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos)

#define	USART_ICR_FECF USART_ICR_FECF_Msk

#define	USART_ICR_NECF_Pos (2U)

#define	USART_ICR_NECF_Msk (0x1UL << USART_ICR_NECF_Pos)

#define	USART_ICR_NECF USART_ICR_NECF_Msk

#define	USART_ICR_ORECF_Pos (3U)

#define	USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos)

#define	USART_ICR_ORECF USART_ICR_ORECF_Msk

#define	USART_ICR_IDLECF_Pos (4U)

#define	USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos)

#define	USART_ICR_IDLECF USART_ICR_IDLECF_Msk

#define	USART_ICR_TXFECF_Pos (5U)

#define	USART_ICR_TXFECF_Msk (0x1UL << USART_ICR_TXFECF_Pos)

#define	USART_ICR_TXFECF USART_ICR_TXFECF_Msk

#define	USART_ICR_TCCF_Pos (6U)

#define	USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos)

#define	USART_ICR_TCCF USART_ICR_TCCF_Msk

#define	USART_ICR_TCBGTCF_Pos (7U)

#define	USART_ICR_TCBGTCF_Msk (0x1UL << USART_ICR_TCBGTCF_Pos)

#define	USART_ICR_TCBGTCF USART_ICR_TCBGTCF_Msk

#define	USART_ICR_LBDCF_Pos (8U)

#define	USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos)

#define	USART_ICR_LBDCF USART_ICR_LBDCF_Msk

#define	USART_ICR_CTSCF_Pos (9U)

#define	USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos)

#define	USART_ICR_CTSCF USART_ICR_CTSCF_Msk

#define	USART_ICR_RTOCF_Pos (11U)

#define	USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos)

#define	USART_ICR_RTOCF USART_ICR_RTOCF_Msk

#define	USART_ICR_EOBCF_Pos (12U)

#define	USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos)

#define	USART_ICR_EOBCF USART_ICR_EOBCF_Msk

#define	USART_ICR_UDRCF_Pos (13U)

#define	USART_ICR_UDRCF_Msk (0x1UL << USART_ICR_UDRCF_Pos)

#define	USART_ICR_UDRCF USART_ICR_UDRCF_Msk

#define	USART_ICR_CMCF_Pos (17U)

#define	USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos)

#define	USART_ICR_CMCF USART_ICR_CMCF_Msk

#define	USART_ICR_WUCF_Pos (20U)

#define	USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos)

#define	USART_ICR_WUCF USART_ICR_WUCF_Msk

#define	USART_RDR_RDR_Pos (0U)

#define	USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos)

#define	USART_RDR_RDR USART_RDR_RDR_Msk

#define	USART_TDR_TDR_Pos (0U)

#define	USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos)

#define	USART_TDR_TDR USART_TDR_TDR_Msk

#define	USART_PRESC_PRESCALER_Pos (0U)

#define	USART_PRESC_PRESCALER_Msk (0xFUL << USART_PRESC_PRESCALER_Pos)

#define	USART_PRESC_PRESCALER USART_PRESC_PRESCALER_Msk

#define	USART_PRESC_PRESCALER_0 (0x1UL << USART_PRESC_PRESCALER_Pos)

#define	USART_PRESC_PRESCALER_1 (0x2UL << USART_PRESC_PRESCALER_Pos)

#define	USART_PRESC_PRESCALER_2 (0x4UL << USART_PRESC_PRESCALER_Pos)

#define	USART_PRESC_PRESCALER_3 (0x8UL << USART_PRESC_PRESCALER_Pos)

#define	VREFBUF_CSR_ENVR_Pos (0U)

#define	VREFBUF_CSR_ENVR_Msk (0x1UL << VREFBUF_CSR_ENVR_Pos)

#define	VREFBUF_CSR_ENVR VREFBUF_CSR_ENVR_Msk

#define	VREFBUF_CSR_HIZ_Pos (1U)

#define	VREFBUF_CSR_HIZ_Msk (0x1UL << VREFBUF_CSR_HIZ_Pos)

#define	VREFBUF_CSR_HIZ VREFBUF_CSR_HIZ_Msk

#define	VREFBUF_CSR_VRR_Pos (3U)

#define	VREFBUF_CSR_VRR_Msk (0x1UL << VREFBUF_CSR_VRR_Pos)

#define	VREFBUF_CSR_VRR VREFBUF_CSR_VRR_Msk

#define	VREFBUF_CSR_VRS_Pos (4U)

#define	VREFBUF_CSR_VRS_Msk (0x3UL << VREFBUF_CSR_VRS_Pos)

#define	VREFBUF_CSR_VRS VREFBUF_CSR_VRS_Msk

#define	VREFBUF_CSR_VRS_0 (0x1UL << VREFBUF_CSR_VRS_Pos)

#define	VREFBUF_CSR_VRS_1 (0x2UL << VREFBUF_CSR_VRS_Pos)

#define	VREFBUF_CCR_TRIM_Pos (0U)

#define	VREFBUF_CCR_TRIM_Msk (0x3FUL << VREFBUF_CCR_TRIM_Pos)

#define	VREFBUF_CCR_TRIM VREFBUF_CCR_TRIM_Msk

#define	USB_EP0R USB_BASE

#define	USB_EP1R (USB_BASE + 0x0x00000004)

#define	USB_EP2R (USB_BASE + 0x0x00000008)

#define	USB_EP3R (USB_BASE + 0x0x0000000C)

#define	USB_EP4R (USB_BASE + 0x0x00000010)

#define	USB_EP5R (USB_BASE + 0x0x00000014)

#define	USB_EP6R (USB_BASE + 0x0x00000018)

#define	USB_EP7R (USB_BASE + 0x0x0000001C)

#define	USB_EP_CTR_RX ((uint16_t)0x8000U)

#define	USB_EP_DTOG_RX ((uint16_t)0x4000U)

#define	USB_EPRX_STAT ((uint16_t)0x3000U)

#define	USB_EP_SETUP ((uint16_t)0x0800U)

#define	USB_EP_T_FIELD ((uint16_t)0x0600U)

#define	USB_EP_KIND ((uint16_t)0x0100U)

#define	USB_EP_CTR_TX ((uint16_t)0x0080U)

#define	USB_EP_DTOG_TX ((uint16_t)0x0040U)

#define	USB_EPTX_STAT ((uint16_t)0x0030U)

#define	USB_EPADDR_FIELD ((uint16_t)0x000FU)

#define	USB_EPREG_MASK (USB_EP_CTR_RX\|USB_EP_SETUP\|USB_EP_T_FIELD\|USB_EP_KIND\|USB_EP_CTR_TX\|USB_EPADDR_FIELD)

#define	USB_EP_TYPE_MASK ((uint16_t)0x0600U)

#define	USB_EP_BULK ((uint16_t)0x0000U)

#define	USB_EP_CONTROL ((uint16_t)0x0200U)

#define	USB_EP_ISOCHRONOUS ((uint16_t)0x0400U)

#define	USB_EP_INTERRUPT ((uint16_t)0x0600U)

#define	USB_EP_T_MASK ((uint16_t) ~USB_EP_T_FIELD & USB_EPREG_MASK)

#define	USB_EPKIND_MASK ((uint16_t)~USB_EP_KIND & USB_EPREG_MASK)

#define	USB_EP_TX_DIS ((uint16_t)0x0000U)

#define	USB_EP_TX_STALL ((uint16_t)0x0010U)

#define	USB_EP_TX_NAK ((uint16_t)0x0020U)

#define	USB_EP_TX_VALID ((uint16_t)0x0030U)

#define	USB_EPTX_DTOG1 ((uint16_t)0x0010U)

#define	USB_EPTX_DTOG2 ((uint16_t)0x0020U)

#define	USB_EPTX_DTOGMASK (USB_EPTX_STAT\|USB_EPREG_MASK)

#define	USB_EP_RX_DIS ((uint16_t)0x0000U)

#define	USB_EP_RX_STALL ((uint16_t)0x1000U)

#define	USB_EP_RX_NAK ((uint16_t)0x2000U)

#define	USB_EP_RX_VALID ((uint16_t)0x3000U)

#define	USB_EPRX_DTOG1 ((uint16_t)0x1000U)

#define	USB_EPRX_DTOG2 ((uint16_t)0x2000U)

#define	USB_EPRX_DTOGMASK (USB_EPRX_STAT\|USB_EPREG_MASK)

#define	USB_CNTR (USB_BASE + 0x00000040U)

#define	USB_ISTR (USB_BASE + 0x00000044U)

#define	USB_FNR (USB_BASE + 0x00000048U)

#define	USB_DADDR (USB_BASE + 0x0000004CU)

#define	USB_BTABLE (USB_BASE + 0x00000050U)

#define	USB_LPMCSR (USB_BASE + 0x00000054U)

#define	USB_BCDR (USB_BASE + 0x00000058U)

#define	USB_CNTR_CTRM ((uint16_t)0x8000U)

#define	USB_CNTR_PMAOVRM ((uint16_t)0x4000U)

#define	USB_CNTR_ERRM ((uint16_t)0x2000U)

#define	USB_CNTR_WKUPM ((uint16_t)0x1000U)

#define	USB_CNTR_SUSPM ((uint16_t)0x0800U)

#define	USB_CNTR_RESETM ((uint16_t)0x0400U)

#define	USB_CNTR_SOFM ((uint16_t)0x0200U)

#define	USB_CNTR_ESOFM ((uint16_t)0x0100U)

#define	USB_CNTR_L1REQM ((uint16_t)0x0080U)

#define	USB_CNTR_L1RESUME ((uint16_t)0x0020U)

#define	USB_CNTR_RESUME ((uint16_t)0x0010U)

#define	USB_CNTR_FSUSP ((uint16_t)0x0008U)

#define	USB_CNTR_LPMODE ((uint16_t)0x0004U)

#define	USB_CNTR_PDWN ((uint16_t)0x0002U)

#define	USB_CNTR_FRES ((uint16_t)0x0001U)

#define	USB_ISTR_EP_ID ((uint16_t)0x000FU)

#define	USB_ISTR_DIR ((uint16_t)0x0010U)

#define	USB_ISTR_L1REQ ((uint16_t)0x0080U)

#define	USB_ISTR_ESOF ((uint16_t)0x0100U)

#define	USB_ISTR_SOF ((uint16_t)0x0200U)

#define	USB_ISTR_RESET ((uint16_t)0x0400U)

#define	USB_ISTR_SUSP ((uint16_t)0x0800U)

#define	USB_ISTR_WKUP ((uint16_t)0x1000U)

#define	USB_ISTR_ERR ((uint16_t)0x2000U)

#define	USB_ISTR_PMAOVR ((uint16_t)0x4000U)

#define	USB_ISTR_CTR ((uint16_t)0x8000U)

#define	USB_CLR_L1REQ (~USB_ISTR_L1REQ)

#define	USB_CLR_ESOF (~USB_ISTR_ESOF)

#define	USB_CLR_SOF (~USB_ISTR_SOF)

#define	USB_CLR_RESET (~USB_ISTR_RESET)

#define	USB_CLR_SUSP (~USB_ISTR_SUSP)

#define	USB_CLR_WKUP (~USB_ISTR_WKUP)

#define	USB_CLR_ERR (~USB_ISTR_ERR)

#define	USB_CLR_PMAOVR (~USB_ISTR_PMAOVR)

#define	USB_CLR_CTR (~USB_ISTR_CTR)

#define	USB_FNR_FN ((uint16_t)0x07FFU)

#define	USB_FNR_LSOF ((uint16_t)0x1800U)

#define	USB_FNR_LCK ((uint16_t)0x2000U)

#define	USB_FNR_RXDM ((uint16_t)0x4000U)

#define	USB_FNR_RXDP ((uint16_t)0x8000U)

#define	USB_DADDR_ADD ((uint8_t)0x7FU)

#define	USB_DADDR_ADD0 ((uint8_t)0x01U)

#define	USB_DADDR_ADD1 ((uint8_t)0x02U)

#define	USB_DADDR_ADD2 ((uint8_t)0x04U)

#define	USB_DADDR_ADD3 ((uint8_t)0x08U)

#define	USB_DADDR_ADD4 ((uint8_t)0x10U)

#define	USB_DADDR_ADD5 ((uint8_t)0x20U)

#define	USB_DADDR_ADD6 ((uint8_t)0x40U)

#define	USB_DADDR_EF ((uint8_t)0x80U)

#define	USB_BTABLE_BTABLE ((uint16_t)0xFFF8U)

#define	USB_BCDR_BCDEN ((uint16_t)0x0001U)

#define	USB_BCDR_DCDEN ((uint16_t)0x0002U)

#define	USB_BCDR_PDEN ((uint16_t)0x0004U)

#define	USB_BCDR_SDEN ((uint16_t)0x0008U)

#define	USB_BCDR_DCDET ((uint16_t)0x0010U)

#define	USB_BCDR_PDET ((uint16_t)0x0020U)

#define	USB_BCDR_SDET ((uint16_t)0x0040U)

#define	USB_BCDR_PS2DET ((uint16_t)0x0080U)

#define	USB_BCDR_DPPU ((uint16_t)0x8000U)

#define	USB_LPMCSR_LMPEN ((uint16_t)0x0001U)

#define	USB_LPMCSR_LPMACK ((uint16_t)0x0002U)

#define	USB_LPMCSR_REMWAKE ((uint16_t)0x0008U)

#define	USB_LPMCSR_BESL ((uint16_t)0x00F0U)

#define	USB_ADDR0_TX_ADDR0_TX_Pos (1U)

#define	USB_ADDR0_TX_ADDR0_TX_Msk (0x7FFFUL << USB_ADDR0_TX_ADDR0_TX_Pos)

#define	USB_ADDR0_TX_ADDR0_TX USB_ADDR0_TX_ADDR0_TX_Msk

#define	USB_ADDR1_TX_ADDR1_TX_Pos (1U)

#define	USB_ADDR1_TX_ADDR1_TX_Msk (0x7FFFUL << USB_ADDR1_TX_ADDR1_TX_Pos)

#define	USB_ADDR1_TX_ADDR1_TX USB_ADDR1_TX_ADDR1_TX_Msk

#define	USB_ADDR2_TX_ADDR2_TX_Pos (1U)

#define	USB_ADDR2_TX_ADDR2_TX_Msk (0x7FFFUL << USB_ADDR2_TX_ADDR2_TX_Pos)

#define	USB_ADDR2_TX_ADDR2_TX USB_ADDR2_TX_ADDR2_TX_Msk

#define	USB_ADDR3_TX_ADDR3_TX_Pos (1U)

#define	USB_ADDR3_TX_ADDR3_TX_Msk (0x7FFFUL << USB_ADDR3_TX_ADDR3_TX_Pos)

#define	USB_ADDR3_TX_ADDR3_TX USB_ADDR3_TX_ADDR3_TX_Msk

#define	USB_ADDR4_TX_ADDR4_TX_Pos (1U)

#define	USB_ADDR4_TX_ADDR4_TX_Msk (0x7FFFUL << USB_ADDR4_TX_ADDR4_TX_Pos)

#define	USB_ADDR4_TX_ADDR4_TX USB_ADDR4_TX_ADDR4_TX_Msk

#define	USB_ADDR5_TX_ADDR5_TX_Pos (1U)

#define	USB_ADDR5_TX_ADDR5_TX_Msk (0x7FFFUL << USB_ADDR5_TX_ADDR5_TX_Pos)

#define	USB_ADDR5_TX_ADDR5_TX USB_ADDR5_TX_ADDR5_TX_Msk

#define	USB_ADDR6_TX_ADDR6_TX_Pos (1U)

#define	USB_ADDR6_TX_ADDR6_TX_Msk (0x7FFFUL << USB_ADDR6_TX_ADDR6_TX_Pos)

#define	USB_ADDR6_TX_ADDR6_TX USB_ADDR6_TX_ADDR6_TX_Msk

#define	USB_ADDR7_TX_ADDR7_TX_Pos (1U)

#define	USB_ADDR7_TX_ADDR7_TX_Msk (0x7FFFUL << USB_ADDR7_TX_ADDR7_TX_Pos)

#define	USB_ADDR7_TX_ADDR7_TX USB_ADDR7_TX_ADDR7_TX_Msk

#define	USB_COUNT0_TX_COUNT0_TX_Pos (0U)

#define	USB_COUNT0_TX_COUNT0_TX_Msk (0x3FFUL << USB_COUNT0_TX_COUNT0_TX_Pos)

#define	USB_COUNT0_TX_COUNT0_TX USB_COUNT0_TX_COUNT0_TX_Msk

#define	USB_COUNT1_TX_COUNT1_TX_Pos (0U)

#define	USB_COUNT1_TX_COUNT1_TX_Msk (0x3FFUL << USB_COUNT1_TX_COUNT1_TX_Pos)

#define	USB_COUNT1_TX_COUNT1_TX USB_COUNT1_TX_COUNT1_TX_Msk

#define	USB_COUNT2_TX_COUNT2_TX_Pos (0U)

#define	USB_COUNT2_TX_COUNT2_TX_Msk (0x3FFUL << USB_COUNT2_TX_COUNT2_TX_Pos)

#define	USB_COUNT2_TX_COUNT2_TX USB_COUNT2_TX_COUNT2_TX_Msk

#define	USB_COUNT3_TX_COUNT3_TX_Pos (0U)

#define	USB_COUNT3_TX_COUNT3_TX_Msk (0x3FFUL << USB_COUNT3_TX_COUNT3_TX_Pos)

#define	USB_COUNT3_TX_COUNT3_TX USB_COUNT3_TX_COUNT3_TX_Msk

#define	USB_COUNT4_TX_COUNT4_TX_Pos (0U)

#define	USB_COUNT4_TX_COUNT4_TX_Msk (0x3FFUL << USB_COUNT4_TX_COUNT4_TX_Pos)

#define	USB_COUNT4_TX_COUNT4_TX USB_COUNT4_TX_COUNT4_TX_Msk

#define	USB_COUNT5_TX_COUNT5_TX_Pos (0U)

#define	USB_COUNT5_TX_COUNT5_TX_Msk (0x3FFUL << USB_COUNT5_TX_COUNT5_TX_Pos)

#define	USB_COUNT5_TX_COUNT5_TX USB_COUNT5_TX_COUNT5_TX_Msk

#define	USB_COUNT6_TX_COUNT6_TX_Pos (0U)

#define	USB_COUNT6_TX_COUNT6_TX_Msk (0x3FFUL << USB_COUNT6_TX_COUNT6_TX_Pos)

#define	USB_COUNT6_TX_COUNT6_TX USB_COUNT6_TX_COUNT6_TX_Msk

#define	USB_COUNT7_TX_COUNT7_TX_Pos (0U)

#define	USB_COUNT7_TX_COUNT7_TX_Msk (0x3FFUL << USB_COUNT7_TX_COUNT7_TX_Pos)

#define	USB_COUNT7_TX_COUNT7_TX USB_COUNT7_TX_COUNT7_TX_Msk

#define	USB_COUNT0_TX_0_COUNT0_TX_0 (0x000003FFU)

#define	USB_COUNT0_TX_1_COUNT0_TX_1 (0x03FF0000U)

#define	USB_COUNT1_TX_0_COUNT1_TX_0 (0x000003FFU)

#define	USB_COUNT1_TX_1_COUNT1_TX_1 (0x03FF0000U)

#define	USB_COUNT2_TX_0_COUNT2_TX_0 (0x000003FFU)

#define	USB_COUNT2_TX_1_COUNT2_TX_1 (0x03FF0000U)

#define	USB_COUNT3_TX_0_COUNT3_TX_0 (0x000003FFU)

#define	USB_COUNT3_TX_1_COUNT3_TX_1 (0x03FF0000U)

#define	USB_COUNT4_TX_0_COUNT4_TX_0 (0x000003FFU)

#define	USB_COUNT4_TX_1_COUNT4_TX_1 (0x03FF0000U)

#define	USB_COUNT5_TX_0_COUNT5_TX_0 (0x000003FFU)

#define	USB_COUNT5_TX_1_COUNT5_TX_1 (0x03FF0000U)

#define	USB_COUNT6_TX_0_COUNT6_TX_0 (0x000003FFU)

#define	USB_COUNT6_TX_1_COUNT6_TX_1 (0x03FF0000U)

#define	USB_COUNT7_TX_0_COUNT7_TX_0 (0x000003FFU)

#define	USB_COUNT7_TX_1_COUNT7_TX_1 (0x03FF0000U)

#define	USB_ADDR0_RX_ADDR0_RX_Pos (1U)

#define	USB_ADDR0_RX_ADDR0_RX_Msk (0x7FFFUL << USB_ADDR0_RX_ADDR0_RX_Pos)

#define	USB_ADDR0_RX_ADDR0_RX USB_ADDR0_RX_ADDR0_RX_Msk

#define	USB_ADDR1_RX_ADDR1_RX_Pos (1U)

#define	USB_ADDR1_RX_ADDR1_RX_Msk (0x7FFFUL << USB_ADDR1_RX_ADDR1_RX_Pos)

#define	USB_ADDR1_RX_ADDR1_RX USB_ADDR1_RX_ADDR1_RX_Msk

#define	USB_ADDR2_RX_ADDR2_RX_Pos (1U)

#define	USB_ADDR2_RX_ADDR2_RX_Msk (0x7FFFUL << USB_ADDR2_RX_ADDR2_RX_Pos)

#define	USB_ADDR2_RX_ADDR2_RX USB_ADDR2_RX_ADDR2_RX_Msk

#define	USB_ADDR3_RX_ADDR3_RX_Pos (1U)

#define	USB_ADDR3_RX_ADDR3_RX_Msk (0x7FFFUL << USB_ADDR3_RX_ADDR3_RX_Pos)

#define	USB_ADDR3_RX_ADDR3_RX USB_ADDR3_RX_ADDR3_RX_Msk

#define	USB_ADDR4_RX_ADDR4_RX_Pos (1U)

#define	USB_ADDR4_RX_ADDR4_RX_Msk (0x7FFFUL << USB_ADDR4_RX_ADDR4_RX_Pos)

#define	USB_ADDR4_RX_ADDR4_RX USB_ADDR4_RX_ADDR4_RX_Msk

#define	USB_ADDR5_RX_ADDR5_RX_Pos (1U)

#define	USB_ADDR5_RX_ADDR5_RX_Msk (0x7FFFUL << USB_ADDR5_RX_ADDR5_RX_Pos)

#define	USB_ADDR5_RX_ADDR5_RX USB_ADDR5_RX_ADDR5_RX_Msk

#define	USB_ADDR6_RX_ADDR6_RX_Pos (1U)

#define	USB_ADDR6_RX_ADDR6_RX_Msk (0x7FFFUL << USB_ADDR6_RX_ADDR6_RX_Pos)

#define	USB_ADDR6_RX_ADDR6_RX USB_ADDR6_RX_ADDR6_RX_Msk

#define	USB_ADDR7_RX_ADDR7_RX_Pos (1U)

#define	USB_ADDR7_RX_ADDR7_RX_Msk (0x7FFFUL << USB_ADDR7_RX_ADDR7_RX_Pos)

#define	USB_ADDR7_RX_ADDR7_RX USB_ADDR7_RX_ADDR7_RX_Msk

#define	USB_COUNT0_RX_COUNT0_RX_Pos (0U)

#define	USB_COUNT0_RX_COUNT0_RX_Msk (0x3FFUL << USB_COUNT0_RX_COUNT0_RX_Pos)

#define	USB_COUNT0_RX_COUNT0_RX USB_COUNT0_RX_COUNT0_RX_Msk

#define	USB_COUNT0_RX_NUM_BLOCK_Pos (10U)

#define	USB_COUNT0_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT0_RX_NUM_BLOCK_Pos)

#define	USB_COUNT0_RX_NUM_BLOCK USB_COUNT0_RX_NUM_BLOCK_Msk

#define	USB_COUNT0_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT0_RX_NUM_BLOCK_Pos)

#define	USB_COUNT0_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT0_RX_NUM_BLOCK_Pos)

#define	USB_COUNT0_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT0_RX_NUM_BLOCK_Pos)

#define	USB_COUNT0_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT0_RX_NUM_BLOCK_Pos)

#define	USB_COUNT0_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT0_RX_NUM_BLOCK_Pos)

#define	USB_COUNT0_RX_BLSIZE_Pos (15U)

#define	USB_COUNT0_RX_BLSIZE_Msk (0x1UL << USB_COUNT0_RX_BLSIZE_Pos)

#define	USB_COUNT0_RX_BLSIZE USB_COUNT0_RX_BLSIZE_Msk

#define	USB_COUNT1_RX_COUNT1_RX_Pos (0U)

#define	USB_COUNT1_RX_COUNT1_RX_Msk (0x3FFUL << USB_COUNT1_RX_COUNT1_RX_Pos)

#define	USB_COUNT1_RX_COUNT1_RX USB_COUNT1_RX_COUNT1_RX_Msk

#define	USB_COUNT1_RX_NUM_BLOCK_Pos (10U)

#define	USB_COUNT1_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT1_RX_NUM_BLOCK_Pos)

#define	USB_COUNT1_RX_NUM_BLOCK USB_COUNT1_RX_NUM_BLOCK_Msk

#define	USB_COUNT1_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT1_RX_NUM_BLOCK_Pos)

#define	USB_COUNT1_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT1_RX_NUM_BLOCK_Pos)

#define	USB_COUNT1_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT1_RX_NUM_BLOCK_Pos)

#define	USB_COUNT1_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT1_RX_NUM_BLOCK_Pos)

#define	USB_COUNT1_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT1_RX_NUM_BLOCK_Pos)

#define	USB_COUNT1_RX_BLSIZE_Pos (15U)

#define	USB_COUNT1_RX_BLSIZE_Msk (0x1UL << USB_COUNT1_RX_BLSIZE_Pos)

#define	USB_COUNT1_RX_BLSIZE USB_COUNT1_RX_BLSIZE_Msk

#define	USB_COUNT2_RX_COUNT2_RX_Pos (0U)

#define	USB_COUNT2_RX_COUNT2_RX_Msk (0x3FFUL << USB_COUNT2_RX_COUNT2_RX_Pos)

#define	USB_COUNT2_RX_COUNT2_RX USB_COUNT2_RX_COUNT2_RX_Msk

#define	USB_COUNT2_RX_NUM_BLOCK_Pos (10U)

#define	USB_COUNT2_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT2_RX_NUM_BLOCK_Pos)

#define	USB_COUNT2_RX_NUM_BLOCK USB_COUNT2_RX_NUM_BLOCK_Msk

#define	USB_COUNT2_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT2_RX_NUM_BLOCK_Pos)

#define	USB_COUNT2_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT2_RX_NUM_BLOCK_Pos)

#define	USB_COUNT2_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT2_RX_NUM_BLOCK_Pos)

#define	USB_COUNT2_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT2_RX_NUM_BLOCK_Pos)

#define	USB_COUNT2_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT2_RX_NUM_BLOCK_Pos)

#define	USB_COUNT2_RX_BLSIZE_Pos (15U)

#define	USB_COUNT2_RX_BLSIZE_Msk (0x1UL << USB_COUNT2_RX_BLSIZE_Pos)

#define	USB_COUNT2_RX_BLSIZE USB_COUNT2_RX_BLSIZE_Msk

#define	USB_COUNT3_RX_COUNT3_RX_Pos (0U)

#define	USB_COUNT3_RX_COUNT3_RX_Msk (0x3FFUL << USB_COUNT3_RX_COUNT3_RX_Pos)

#define	USB_COUNT3_RX_COUNT3_RX USB_COUNT3_RX_COUNT3_RX_Msk

#define	USB_COUNT3_RX_NUM_BLOCK_Pos (10U)

#define	USB_COUNT3_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT3_RX_NUM_BLOCK_Pos)

#define	USB_COUNT3_RX_NUM_BLOCK USB_COUNT3_RX_NUM_BLOCK_Msk

#define	USB_COUNT3_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT3_RX_NUM_BLOCK_Pos)

#define	USB_COUNT3_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT3_RX_NUM_BLOCK_Pos)

#define	USB_COUNT3_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT3_RX_NUM_BLOCK_Pos)

#define	USB_COUNT3_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT3_RX_NUM_BLOCK_Pos)

#define	USB_COUNT3_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT3_RX_NUM_BLOCK_Pos)

#define	USB_COUNT3_RX_BLSIZE_Pos (15U)

#define	USB_COUNT3_RX_BLSIZE_Msk (0x1UL << USB_COUNT3_RX_BLSIZE_Pos)

#define	USB_COUNT3_RX_BLSIZE USB_COUNT3_RX_BLSIZE_Msk

#define	USB_COUNT4_RX_COUNT4_RX_Pos (0U)

#define	USB_COUNT4_RX_COUNT4_RX_Msk (0x3FFUL << USB_COUNT4_RX_COUNT4_RX_Pos)

#define	USB_COUNT4_RX_COUNT4_RX USB_COUNT4_RX_COUNT4_RX_Msk

#define	USB_COUNT4_RX_NUM_BLOCK_Pos (10U)

#define	USB_COUNT4_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT4_RX_NUM_BLOCK_Pos)

#define	USB_COUNT4_RX_NUM_BLOCK USB_COUNT4_RX_NUM_BLOCK_Msk

#define	USB_COUNT4_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT4_RX_NUM_BLOCK_Pos)

#define	USB_COUNT4_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT4_RX_NUM_BLOCK_Pos)

#define	USB_COUNT4_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT4_RX_NUM_BLOCK_Pos)

#define	USB_COUNT4_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT4_RX_NUM_BLOCK_Pos)

#define	USB_COUNT4_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT4_RX_NUM_BLOCK_Pos)

#define	USB_COUNT4_RX_BLSIZE_Pos (15U)

#define	USB_COUNT4_RX_BLSIZE_Msk (0x1UL << USB_COUNT4_RX_BLSIZE_Pos)

#define	USB_COUNT4_RX_BLSIZE USB_COUNT4_RX_BLSIZE_Msk

#define	USB_COUNT5_RX_COUNT5_RX_Pos (0U)

#define	USB_COUNT5_RX_COUNT5_RX_Msk (0x3FFUL << USB_COUNT5_RX_COUNT5_RX_Pos)

#define	USB_COUNT5_RX_COUNT5_RX USB_COUNT5_RX_COUNT5_RX_Msk

#define	USB_COUNT5_RX_NUM_BLOCK_Pos (10U)

#define	USB_COUNT5_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT5_RX_NUM_BLOCK_Pos)

#define	USB_COUNT5_RX_NUM_BLOCK USB_COUNT5_RX_NUM_BLOCK_Msk

#define	USB_COUNT5_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT5_RX_NUM_BLOCK_Pos)

#define	USB_COUNT5_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT5_RX_NUM_BLOCK_Pos)

#define	USB_COUNT5_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT5_RX_NUM_BLOCK_Pos)

#define	USB_COUNT5_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT5_RX_NUM_BLOCK_Pos)

#define	USB_COUNT5_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT5_RX_NUM_BLOCK_Pos)

#define	USB_COUNT5_RX_BLSIZE_Pos (15U)

#define	USB_COUNT5_RX_BLSIZE_Msk (0x1UL << USB_COUNT5_RX_BLSIZE_Pos)

#define	USB_COUNT5_RX_BLSIZE USB_COUNT5_RX_BLSIZE_Msk

#define	USB_COUNT6_RX_COUNT6_RX_Pos (0U)

#define	USB_COUNT6_RX_COUNT6_RX_Msk (0x3FFUL << USB_COUNT6_RX_COUNT6_RX_Pos)

#define	USB_COUNT6_RX_COUNT6_RX USB_COUNT6_RX_COUNT6_RX_Msk

#define	USB_COUNT6_RX_NUM_BLOCK_Pos (10U)

#define	USB_COUNT6_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT6_RX_NUM_BLOCK_Pos)

#define	USB_COUNT6_RX_NUM_BLOCK USB_COUNT6_RX_NUM_BLOCK_Msk

#define	USB_COUNT6_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT6_RX_NUM_BLOCK_Pos)

#define	USB_COUNT6_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT6_RX_NUM_BLOCK_Pos)

#define	USB_COUNT6_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT6_RX_NUM_BLOCK_Pos)

#define	USB_COUNT6_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT6_RX_NUM_BLOCK_Pos)

#define	USB_COUNT6_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT6_RX_NUM_BLOCK_Pos)

#define	USB_COUNT6_RX_BLSIZE_Pos (15U)

#define	USB_COUNT6_RX_BLSIZE_Msk (0x1UL << USB_COUNT6_RX_BLSIZE_Pos)

#define	USB_COUNT6_RX_BLSIZE USB_COUNT6_RX_BLSIZE_Msk

#define	USB_COUNT7_RX_COUNT7_RX_Pos (0U)

#define	USB_COUNT7_RX_COUNT7_RX_Msk (0x3FFUL << USB_COUNT7_RX_COUNT7_RX_Pos)

#define	USB_COUNT7_RX_COUNT7_RX USB_COUNT7_RX_COUNT7_RX_Msk

#define	USB_COUNT7_RX_NUM_BLOCK_Pos (10U)

#define	USB_COUNT7_RX_NUM_BLOCK_Msk (0x1FUL << USB_COUNT7_RX_NUM_BLOCK_Pos)

#define	USB_COUNT7_RX_NUM_BLOCK USB_COUNT7_RX_NUM_BLOCK_Msk

#define	USB_COUNT7_RX_NUM_BLOCK_0 (0x01UL << USB_COUNT7_RX_NUM_BLOCK_Pos)

#define	USB_COUNT7_RX_NUM_BLOCK_1 (0x02UL << USB_COUNT7_RX_NUM_BLOCK_Pos)

#define	USB_COUNT7_RX_NUM_BLOCK_2 (0x04UL << USB_COUNT7_RX_NUM_BLOCK_Pos)

#define	USB_COUNT7_RX_NUM_BLOCK_3 (0x08UL << USB_COUNT7_RX_NUM_BLOCK_Pos)

#define	USB_COUNT7_RX_NUM_BLOCK_4 (0x10UL << USB_COUNT7_RX_NUM_BLOCK_Pos)

#define	USB_COUNT7_RX_BLSIZE_Pos (15U)

#define	USB_COUNT7_RX_BLSIZE_Msk (0x1UL << USB_COUNT7_RX_BLSIZE_Pos)

#define	USB_COUNT7_RX_BLSIZE USB_COUNT7_RX_BLSIZE_Msk

#define	USB_COUNT0_RX_0_COUNT0_RX_0 (0x000003FFU)

#define	USB_COUNT0_RX_0_NUM_BLOCK_0 (0x00007C00U)

#define	USB_COUNT0_RX_0_NUM_BLOCK_0_0 (0x00000400U)

#define	USB_COUNT0_RX_0_NUM_BLOCK_0_1 (0x00000800U)

#define	USB_COUNT0_RX_0_NUM_BLOCK_0_2 (0x00001000U)

#define	USB_COUNT0_RX_0_NUM_BLOCK_0_3 (0x00002000U)

#define	USB_COUNT0_RX_0_NUM_BLOCK_0_4 (0x00004000U)

#define	USB_COUNT0_RX_0_BLSIZE_0 (0x00008000U)

#define	USB_COUNT0_RX_1_COUNT0_RX_1 (0x03FF0000U)

#define	USB_COUNT0_RX_1_NUM_BLOCK_1 (0x7C000000U)

#define	USB_COUNT0_RX_1_NUM_BLOCK_1_0 (0x04000000U)

#define	USB_COUNT0_RX_1_NUM_BLOCK_1_1 (0x08000000U)

#define	USB_COUNT0_RX_1_NUM_BLOCK_1_2 (0x10000000U)

#define	USB_COUNT0_RX_1_NUM_BLOCK_1_3 (0x20000000U)

#define	USB_COUNT0_RX_1_NUM_BLOCK_1_4 (0x40000000U)

#define	USB_COUNT0_RX_1_BLSIZE_1 (0x80000000U)

#define	USB_COUNT1_RX_0_COUNT1_RX_0 (0x000003FFU)

#define	USB_COUNT1_RX_0_NUM_BLOCK_0 (0x00007C00U)

#define	USB_COUNT1_RX_0_NUM_BLOCK_0_0 (0x00000400U)

#define	USB_COUNT1_RX_0_NUM_BLOCK_0_1 (0x00000800U)

#define	USB_COUNT1_RX_0_NUM_BLOCK_0_2 (0x00001000U)

#define	USB_COUNT1_RX_0_NUM_BLOCK_0_3 (0x00002000U)

#define	USB_COUNT1_RX_0_NUM_BLOCK_0_4 (0x00004000U)

#define	USB_COUNT1_RX_0_BLSIZE_0 (0x00008000U)

#define	USB_COUNT1_RX_1_COUNT1_RX_1 (0x03FF0000U)

#define	USB_COUNT1_RX_1_NUM_BLOCK_1 (0x7C000000U)

#define	USB_COUNT1_RX_1_NUM_BLOCK_1_0 (0x04000000U)

#define	USB_COUNT1_RX_1_NUM_BLOCK_1_1 (0x08000000U)

#define	USB_COUNT1_RX_1_NUM_BLOCK_1_2 (0x10000000U)

#define	USB_COUNT1_RX_1_NUM_BLOCK_1_3 (0x20000000U)

#define	USB_COUNT1_RX_1_NUM_BLOCK_1_4 (0x40000000U)

#define	USB_COUNT1_RX_1_BLSIZE_1 (0x80000000U)

#define	USB_COUNT2_RX_0_COUNT2_RX_0 (0x000003FFU)

#define	USB_COUNT2_RX_0_NUM_BLOCK_0 (0x00007C00U)

#define	USB_COUNT2_RX_0_NUM_BLOCK_0_0 (0x00000400U)

#define	USB_COUNT2_RX_0_NUM_BLOCK_0_1 (0x00000800U)

#define	USB_COUNT2_RX_0_NUM_BLOCK_0_2 (0x00001000U)

#define	USB_COUNT2_RX_0_NUM_BLOCK_0_3 (0x00002000U)

#define	USB_COUNT2_RX_0_NUM_BLOCK_0_4 (0x00004000U)

#define	USB_COUNT2_RX_0_BLSIZE_0 (0x00008000U)

#define	USB_COUNT2_RX_1_COUNT2_RX_1 (0x03FF0000U)

#define	USB_COUNT2_RX_1_NUM_BLOCK_1 (0x7C000000U)

#define	USB_COUNT2_RX_1_NUM_BLOCK_1_0 (0x04000000U)

#define	USB_COUNT2_RX_1_NUM_BLOCK_1_1 (0x08000000U)

#define	USB_COUNT2_RX_1_NUM_BLOCK_1_2 (0x10000000U)

#define	USB_COUNT2_RX_1_NUM_BLOCK_1_3 (0x20000000U)

#define	USB_COUNT2_RX_1_NUM_BLOCK_1_4 (0x40000000U)

#define	USB_COUNT2_RX_1_BLSIZE_1 (0x80000000U)

#define	USB_COUNT3_RX_0_COUNT3_RX_0 (0x000003FFU)

#define	USB_COUNT3_RX_0_NUM_BLOCK_0 (0x00007C00U)

#define	USB_COUNT3_RX_0_NUM_BLOCK_0_0 (0x00000400U)

#define	USB_COUNT3_RX_0_NUM_BLOCK_0_1 (0x00000800U)

#define	USB_COUNT3_RX_0_NUM_BLOCK_0_2 (0x00001000U)

#define	USB_COUNT3_RX_0_NUM_BLOCK_0_3 (0x00002000U)

#define	USB_COUNT3_RX_0_NUM_BLOCK_0_4 (0x00004000U)

#define	USB_COUNT3_RX_0_BLSIZE_0 (0x00008000U)

#define	USB_COUNT3_RX_1_COUNT3_RX_1 (0x03FF0000U)

#define	USB_COUNT3_RX_1_NUM_BLOCK_1 (0x7C000000U)

#define	USB_COUNT3_RX_1_NUM_BLOCK_1_0 (0x04000000U)

#define	USB_COUNT3_RX_1_NUM_BLOCK_1_1 (0x08000000U)

#define	USB_COUNT3_RX_1_NUM_BLOCK_1_2 (0x10000000U)

#define	USB_COUNT3_RX_1_NUM_BLOCK_1_3 (0x20000000U)

#define	USB_COUNT3_RX_1_NUM_BLOCK_1_4 (0x40000000U)

#define	USB_COUNT3_RX_1_BLSIZE_1 (0x80000000U)

#define	USB_COUNT4_RX_0_COUNT4_RX_0 (0x000003FFU)

#define	USB_COUNT4_RX_0_NUM_BLOCK_0 (0x00007C00U)

#define	USB_COUNT4_RX_0_NUM_BLOCK_0_0 (0x00000400U)

#define	USB_COUNT4_RX_0_NUM_BLOCK_0_1 (0x00000800U)

#define	USB_COUNT4_RX_0_NUM_BLOCK_0_2 (0x00001000U)

#define	USB_COUNT4_RX_0_NUM_BLOCK_0_3 (0x00002000U)

#define	USB_COUNT4_RX_0_NUM_BLOCK_0_4 (0x00004000U)

#define	USB_COUNT4_RX_0_BLSIZE_0 (0x00008000U)

#define	USB_COUNT4_RX_1_COUNT4_RX_1 (0x03FF0000U)

#define	USB_COUNT4_RX_1_NUM_BLOCK_1 (0x7C000000U)

#define	USB_COUNT4_RX_1_NUM_BLOCK_1_0 (0x04000000U)

#define	USB_COUNT4_RX_1_NUM_BLOCK_1_1 (0x08000000U)

#define	USB_COUNT4_RX_1_NUM_BLOCK_1_2 (0x10000000U)

#define	USB_COUNT4_RX_1_NUM_BLOCK_1_3 (0x20000000U)

#define	USB_COUNT4_RX_1_NUM_BLOCK_1_4 (0x40000000U)

#define	USB_COUNT4_RX_1_BLSIZE_1 (0x80000000U)

#define	USB_COUNT5_RX_0_COUNT5_RX_0 (0x000003FFU)

#define	USB_COUNT5_RX_0_NUM_BLOCK_0 (0x00007C00U)

#define	USB_COUNT5_RX_0_NUM_BLOCK_0_0 (0x00000400U)

#define	USB_COUNT5_RX_0_NUM_BLOCK_0_1 (0x00000800U)

#define	USB_COUNT5_RX_0_NUM_BLOCK_0_2 (0x00001000U)

#define	USB_COUNT5_RX_0_NUM_BLOCK_0_3 (0x00002000U)

#define	USB_COUNT5_RX_0_NUM_BLOCK_0_4 (0x00004000U)

#define	USB_COUNT5_RX_0_BLSIZE_0 (0x00008000U)

#define	USB_COUNT5_RX_1_COUNT5_RX_1 (0x03FF0000U)

#define	USB_COUNT5_RX_1_NUM_BLOCK_1 (0x7C000000U)

#define	USB_COUNT5_RX_1_NUM_BLOCK_1_0 (0x04000000U)

#define	USB_COUNT5_RX_1_NUM_BLOCK_1_1 (0x08000000U)

#define	USB_COUNT5_RX_1_NUM_BLOCK_1_2 (0x10000000U)

#define	USB_COUNT5_RX_1_NUM_BLOCK_1_3 (0x20000000U)

#define	USB_COUNT5_RX_1_NUM_BLOCK_1_4 (0x40000000U)

#define	USB_COUNT5_RX_1_BLSIZE_1 (0x80000000U)

#define	USB_COUNT6_RX_0_COUNT6_RX_0 (0x000003FFU)

#define	USB_COUNT6_RX_0_NUM_BLOCK_0 (0x00007C00U)

#define	USB_COUNT6_RX_0_NUM_BLOCK_0_0 (0x00000400U)

#define	USB_COUNT6_RX_0_NUM_BLOCK_0_1 (0x00000800U)

#define	USB_COUNT6_RX_0_NUM_BLOCK_0_2 (0x00001000U)

#define	USB_COUNT6_RX_0_NUM_BLOCK_0_3 (0x00002000U)

#define	USB_COUNT6_RX_0_NUM_BLOCK_0_4 (0x00004000U)

#define	USB_COUNT6_RX_0_BLSIZE_0 (0x00008000U)

#define	USB_COUNT6_RX_1_COUNT6_RX_1 (0x03FF0000U)

#define	USB_COUNT6_RX_1_NUM_BLOCK_1 (0x7C000000U)

#define	USB_COUNT6_RX_1_NUM_BLOCK_1_0 (0x04000000U)

#define	USB_COUNT6_RX_1_NUM_BLOCK_1_1 (0x08000000U)

#define	USB_COUNT6_RX_1_NUM_BLOCK_1_2 (0x10000000U)

#define	USB_COUNT6_RX_1_NUM_BLOCK_1_3 (0x20000000U)

#define	USB_COUNT6_RX_1_NUM_BLOCK_1_4 (0x40000000U)

#define	USB_COUNT6_RX_1_BLSIZE_1 (0x80000000U)

#define	USB_COUNT7_RX_0_COUNT7_RX_0 (0x000003FFU)

#define	USB_COUNT7_RX_0_NUM_BLOCK_0 (0x00007C00U)

#define	USB_COUNT7_RX_0_NUM_BLOCK_0_0 (0x00000400U)

#define	USB_COUNT7_RX_0_NUM_BLOCK_0_1 (0x00000800U)

#define	USB_COUNT7_RX_0_NUM_BLOCK_0_2 (0x00001000U)

#define	USB_COUNT7_RX_0_NUM_BLOCK_0_3 (0x00002000U)

#define	USB_COUNT7_RX_0_NUM_BLOCK_0_4 (0x00004000U)

#define	USB_COUNT7_RX_0_BLSIZE_0 (0x00008000U)

#define	USB_COUNT7_RX_1_COUNT7_RX_1 (0x03FF0000U)

#define	USB_COUNT7_RX_1_NUM_BLOCK_1 (0x7C000000U)

#define	USB_COUNT7_RX_1_NUM_BLOCK_1_0 (0x04000000U)

#define	USB_COUNT7_RX_1_NUM_BLOCK_1_1 (0x08000000U)

#define	USB_COUNT7_RX_1_NUM_BLOCK_1_2 (0x10000000U)

#define	USB_COUNT7_RX_1_NUM_BLOCK_1_3 (0x20000000U)

#define	USB_COUNT7_RX_1_NUM_BLOCK_1_4 (0x40000000U)

#define	USB_COUNT7_RX_1_BLSIZE_1 (0x80000000U)

#define	UCPD_CFG1_HBITCLKDIV_Pos (0U)

#define	UCPD_CFG1_HBITCLKDIV_Msk (0x3FUL << UCPD_CFG1_HBITCLKDIV_Pos)

#define	UCPD_CFG1_HBITCLKDIV UCPD_CFG1_HBITCLKDIV_Msk

#define	UCPD_CFG1_HBITCLKDIV_0 (0x01UL << UCPD_CFG1_HBITCLKDIV_Pos)

#define	UCPD_CFG1_HBITCLKDIV_1 (0x02UL << UCPD_CFG1_HBITCLKDIV_Pos)

#define	UCPD_CFG1_HBITCLKDIV_2 (0x04UL << UCPD_CFG1_HBITCLKDIV_Pos)

#define	UCPD_CFG1_HBITCLKDIV_3 (0x08UL << UCPD_CFG1_HBITCLKDIV_Pos)

#define	UCPD_CFG1_HBITCLKDIV_4 (0x10UL << UCPD_CFG1_HBITCLKDIV_Pos)

#define	UCPD_CFG1_HBITCLKDIV_5 (0x20UL << UCPD_CFG1_HBITCLKDIV_Pos)

#define	UCPD_CFG1_IFRGAP_Pos (6U)

#define	UCPD_CFG1_IFRGAP_Msk (0x1FUL << UCPD_CFG1_IFRGAP_Pos)

#define	UCPD_CFG1_IFRGAP UCPD_CFG1_IFRGAP_Msk

#define	UCPD_CFG1_IFRGAP_0 (0x01UL << UCPD_CFG1_IFRGAP_Pos)

#define	UCPD_CFG1_IFRGAP_1 (0x02UL << UCPD_CFG1_IFRGAP_Pos)

#define	UCPD_CFG1_IFRGAP_2 (0x04UL << UCPD_CFG1_IFRGAP_Pos)

#define	UCPD_CFG1_IFRGAP_3 (0x08UL << UCPD_CFG1_IFRGAP_Pos)

#define	UCPD_CFG1_IFRGAP_4 (0x10UL << UCPD_CFG1_IFRGAP_Pos)

#define	UCPD_CFG1_TRANSWIN_Pos (11U)

#define	UCPD_CFG1_TRANSWIN_Msk (0x1FUL << UCPD_CFG1_TRANSWIN_Pos)

#define	UCPD_CFG1_TRANSWIN UCPD_CFG1_TRANSWIN_Msk

#define	UCPD_CFG1_TRANSWIN_0 (0x01UL << UCPD_CFG1_TRANSWIN_Pos)

#define	UCPD_CFG1_TRANSWIN_1 (0x02UL << UCPD_CFG1_TRANSWIN_Pos)

#define	UCPD_CFG1_TRANSWIN_2 (0x04UL << UCPD_CFG1_TRANSWIN_Pos)

#define	UCPD_CFG1_TRANSWIN_3 (0x08UL << UCPD_CFG1_TRANSWIN_Pos)

#define	UCPD_CFG1_TRANSWIN_4 (0x10UL << UCPD_CFG1_TRANSWIN_Pos)

#define	UCPD_CFG1_PSC_UCPDCLK_Pos (17U)

#define	UCPD_CFG1_PSC_UCPDCLK_Msk (0x7UL << UCPD_CFG1_PSC_UCPDCLK_Pos)

#define	UCPD_CFG1_PSC_UCPDCLK UCPD_CFG1_PSC_UCPDCLK_Msk

#define	UCPD_CFG1_PSC_UCPDCLK_0 (0x1UL << UCPD_CFG1_PSC_UCPDCLK_Pos)

#define	UCPD_CFG1_PSC_UCPDCLK_1 (0x2UL << UCPD_CFG1_PSC_UCPDCLK_Pos)

#define	UCPD_CFG1_PSC_UCPDCLK_2 (0x4UL << UCPD_CFG1_PSC_UCPDCLK_Pos)

#define	UCPD_CFG1_RXORDSETEN_Pos (20U)

#define	UCPD_CFG1_RXORDSETEN_Msk (0x1FFUL << UCPD_CFG1_RXORDSETEN_Pos)

#define	UCPD_CFG1_RXORDSETEN UCPD_CFG1_RXORDSETEN_Msk

#define	UCPD_CFG1_RXORDSETEN_0 (0x001UL << UCPD_CFG1_RXORDSETEN_Pos)

#define	UCPD_CFG1_RXORDSETEN_1 (0x002UL << UCPD_CFG1_RXORDSETEN_Pos)

#define	UCPD_CFG1_RXORDSETEN_2 (0x004UL << UCPD_CFG1_RXORDSETEN_Pos)

#define	UCPD_CFG1_RXORDSETEN_3 (0x008UL << UCPD_CFG1_RXORDSETEN_Pos)

#define	UCPD_CFG1_RXORDSETEN_4 (0x010UL << UCPD_CFG1_RXORDSETEN_Pos)

#define	UCPD_CFG1_RXORDSETEN_5 (0x020UL << UCPD_CFG1_RXORDSETEN_Pos)

#define	UCPD_CFG1_RXORDSETEN_6 (0x040UL << UCPD_CFG1_RXORDSETEN_Pos)

#define	UCPD_CFG1_RXORDSETEN_7 (0x080UL << UCPD_CFG1_RXORDSETEN_Pos)

#define	UCPD_CFG1_RXORDSETEN_8 (0x100UL << UCPD_CFG1_RXORDSETEN_Pos)

#define	UCPD_CFG1_TXDMAEN_Pos (29U)

#define	UCPD_CFG1_TXDMAEN_Msk (0x1UL << UCPD_CFG1_TXDMAEN_Pos)

#define	UCPD_CFG1_TXDMAEN UCPD_CFG1_TXDMAEN_Msk

#define	UCPD_CFG1_RXDMAEN_Pos (30U)

#define	UCPD_CFG1_RXDMAEN_Msk (0x1UL << UCPD_CFG1_RXDMAEN_Pos)

#define	UCPD_CFG1_RXDMAEN UCPD_CFG1_RXDMAEN_Msk

#define	UCPD_CFG1_UCPDEN_Pos (31U)

#define	UCPD_CFG1_UCPDEN_Msk (0x1UL << UCPD_CFG1_UCPDEN_Pos)

#define	UCPD_CFG1_UCPDEN UCPD_CFG1_UCPDEN_Msk

#define	UCPD_CFG2_RXFILTDIS_Pos (0U)

#define	UCPD_CFG2_RXFILTDIS_Msk (0x1UL << UCPD_CFG2_RXFILTDIS_Pos)

#define	UCPD_CFG2_RXFILTDIS UCPD_CFG2_RXFILTDIS_Msk

#define	UCPD_CFG2_RXFILT2N3_Pos (1U)

#define	UCPD_CFG2_RXFILT2N3_Msk (0x1UL << UCPD_CFG2_RXFILT2N3_Pos)

#define	UCPD_CFG2_RXFILT2N3 UCPD_CFG2_RXFILT2N3_Msk

#define	UCPD_CFG2_FORCECLK_Pos (2U)

#define	UCPD_CFG2_FORCECLK_Msk (0x1UL << UCPD_CFG2_FORCECLK_Pos)

#define	UCPD_CFG2_FORCECLK UCPD_CFG2_FORCECLK_Msk

#define	UCPD_CFG2_WUPEN_Pos (3U)

#define	UCPD_CFG2_WUPEN_Msk (0x1UL << UCPD_CFG2_WUPEN_Pos)

#define	UCPD_CFG2_WUPEN UCPD_CFG2_WUPEN_Msk

#define	UCPD_CR_TXMODE_Pos (0U)

#define	UCPD_CR_TXMODE_Msk (0x3UL << UCPD_CR_TXMODE_Pos)

#define	UCPD_CR_TXMODE UCPD_CR_TXMODE_Msk

#define	UCPD_CR_TXMODE_0 (0x1UL << UCPD_CR_TXMODE_Pos)

#define	UCPD_CR_TXMODE_1 (0x2UL << UCPD_CR_TXMODE_Pos)

#define	UCPD_CR_TXSEND_Pos (2U)

#define	UCPD_CR_TXSEND_Msk (0x1UL << UCPD_CR_TXSEND_Pos)

#define	UCPD_CR_TXSEND UCPD_CR_TXSEND_Msk

#define	UCPD_CR_TXHRST_Pos (3U)

#define	UCPD_CR_TXHRST_Msk (0x1UL << UCPD_CR_TXHRST_Pos)

#define	UCPD_CR_TXHRST UCPD_CR_TXHRST_Msk

#define	UCPD_CR_RXMODE_Pos (4U)

#define	UCPD_CR_RXMODE_Msk (0x1UL << UCPD_CR_RXMODE_Pos)

#define	UCPD_CR_RXMODE UCPD_CR_RXMODE_Msk

#define	UCPD_CR_PHYRXEN_Pos (5U)

#define	UCPD_CR_PHYRXEN_Msk (0x1UL << UCPD_CR_PHYRXEN_Pos)

#define	UCPD_CR_PHYRXEN UCPD_CR_PHYRXEN_Msk

#define	UCPD_CR_PHYCCSEL_Pos (6U)

#define	UCPD_CR_PHYCCSEL_Msk (0x1UL << UCPD_CR_PHYCCSEL_Pos)

#define	UCPD_CR_PHYCCSEL UCPD_CR_PHYCCSEL_Msk

#define	UCPD_CR_ANASUBMODE_Pos (7U)

#define	UCPD_CR_ANASUBMODE_Msk (0x3UL << UCPD_CR_ANASUBMODE_Pos)

#define	UCPD_CR_ANASUBMODE UCPD_CR_ANASUBMODE_Msk

#define	UCPD_CR_ANASUBMODE_0 (0x1UL << UCPD_CR_ANASUBMODE_Pos)

#define	UCPD_CR_ANASUBMODE_1 (0x2UL << UCPD_CR_ANASUBMODE_Pos)

#define	UCPD_CR_ANAMODE_Pos (9U)

#define	UCPD_CR_ANAMODE_Msk (0x1UL << UCPD_CR_ANAMODE_Pos)

#define	UCPD_CR_ANAMODE UCPD_CR_ANAMODE_Msk

#define	UCPD_CR_CCENABLE_Pos (10U)

#define	UCPD_CR_CCENABLE_Msk (0x3UL << UCPD_CR_CCENABLE_Pos)

#define	UCPD_CR_CCENABLE UCPD_CR_CCENABLE_Msk

#define	UCPD_CR_CCENABLE_0 (0x1UL << UCPD_CR_CCENABLE_Pos)

#define	UCPD_CR_CCENABLE_1 (0x2UL << UCPD_CR_CCENABLE_Pos)

#define	UCPD_CR_FRSRXEN_Pos (16U)

#define	UCPD_CR_FRSRXEN_Msk (0x1UL << UCPD_CR_FRSRXEN_Pos)

#define	UCPD_CR_FRSRXEN UCPD_CR_FRSRXEN_Msk

#define	UCPD_CR_FRSTX_Pos (17U)

#define	UCPD_CR_FRSTX_Msk (0x1UL << UCPD_CR_FRSTX_Pos)

#define	UCPD_CR_FRSTX UCPD_CR_FRSTX_Msk

#define	UCPD_CR_RDCH_Pos (18U)

#define	UCPD_CR_RDCH_Msk (0x1UL << UCPD_CR_RDCH_Pos)

#define	UCPD_CR_RDCH UCPD_CR_RDCH_Msk

#define	UCPD_CR_CC1TCDIS_Pos (20U)

#define	UCPD_CR_CC1TCDIS_Msk (0x1UL << UCPD_CR_CC1TCDIS_Pos)

#define	UCPD_CR_CC1TCDIS UCPD_CR_CC1TCDIS_Msk

#define	UCPD_CR_CC2TCDIS_Pos (21U)

#define	UCPD_CR_CC2TCDIS_Msk (0x1UL << UCPD_CR_CC2TCDIS_Pos)

#define	UCPD_CR_CC2TCDIS UCPD_CR_CC2TCDIS_Msk

#define	UCPD_IMR_TXISIE_Pos (0U)

#define	UCPD_IMR_TXISIE_Msk (0x1UL << UCPD_IMR_TXISIE_Pos)

#define	UCPD_IMR_TXISIE UCPD_IMR_TXISIE_Msk

#define	UCPD_IMR_TXMSGDISCIE_Pos (1U)

#define	UCPD_IMR_TXMSGDISCIE_Msk (0x1UL << UCPD_IMR_TXMSGDISCIE_Pos)

#define	UCPD_IMR_TXMSGDISCIE UCPD_IMR_TXMSGDISCIE_Msk

#define	UCPD_IMR_TXMSGSENTIE_Pos (2U)

#define	UCPD_IMR_TXMSGSENTIE_Msk (0x1UL << UCPD_IMR_TXMSGSENTIE_Pos)

#define	UCPD_IMR_TXMSGSENTIE UCPD_IMR_TXMSGSENTIE_Msk

#define	UCPD_IMR_TXMSGABTIE_Pos (3U)

#define	UCPD_IMR_TXMSGABTIE_Msk (0x1UL << UCPD_IMR_TXMSGABTIE_Pos)

#define	UCPD_IMR_TXMSGABTIE UCPD_IMR_TXMSGABTIE_Msk

#define	UCPD_IMR_HRSTDISCIE_Pos (4U)

#define	UCPD_IMR_HRSTDISCIE_Msk (0x1UL << UCPD_IMR_HRSTDISCIE_Pos)

#define	UCPD_IMR_HRSTDISCIE UCPD_IMR_HRSTDISCIE_Msk

#define	UCPD_IMR_HRSTSENTIE_Pos (5U)

#define	UCPD_IMR_HRSTSENTIE_Msk (0x1UL << UCPD_IMR_HRSTSENTIE_Pos)

#define	UCPD_IMR_HRSTSENTIE UCPD_IMR_HRSTSENTIE_Msk

#define	UCPD_IMR_TXUNDIE_Pos (6U)

#define	UCPD_IMR_TXUNDIE_Msk (0x1UL << UCPD_IMR_TXUNDIE_Pos)

#define	UCPD_IMR_TXUNDIE UCPD_IMR_TXUNDIE_Msk

#define	UCPD_IMR_RXNEIE_Pos (8U)

#define	UCPD_IMR_RXNEIE_Msk (0x1UL << UCPD_IMR_RXNEIE_Pos)

#define	UCPD_IMR_RXNEIE UCPD_IMR_RXNEIE_Msk

#define	UCPD_IMR_RXORDDETIE_Pos (9U)

#define	UCPD_IMR_RXORDDETIE_Msk (0x1UL << UCPD_IMR_RXORDDETIE_Pos)

#define	UCPD_IMR_RXORDDETIE UCPD_IMR_RXORDDETIE_Msk

#define	UCPD_IMR_RXHRSTDETIE_Pos (10U)

#define	UCPD_IMR_RXHRSTDETIE_Msk (0x1UL << UCPD_IMR_RXHRSTDETIE_Pos)

#define	UCPD_IMR_RXHRSTDETIE UCPD_IMR_RXHRSTDETIE_Msk

#define	UCPD_IMR_RXOVRIE_Pos (11U)

#define	UCPD_IMR_RXOVRIE_Msk (0x1UL << UCPD_IMR_RXOVRIE_Pos)

#define	UCPD_IMR_RXOVRIE UCPD_IMR_RXOVRIE_Msk

#define	UCPD_IMR_RXMSGENDIE_Pos (12U)

#define	UCPD_IMR_RXMSGENDIE_Msk (0x1UL << UCPD_IMR_RXMSGENDIE_Pos)

#define	UCPD_IMR_RXMSGENDIE UCPD_IMR_RXMSGENDIE_Msk

#define	UCPD_IMR_TYPECEVT1IE_Pos (14U)

#define	UCPD_IMR_TYPECEVT1IE_Msk (0x1UL << UCPD_IMR_TYPECEVT1IE_Pos)

#define	UCPD_IMR_TYPECEVT1IE UCPD_IMR_TYPECEVT1IE_Msk

#define	UCPD_IMR_TYPECEVT2IE_Pos (15U)

#define	UCPD_IMR_TYPECEVT2IE_Msk (0x1UL << UCPD_IMR_TYPECEVT2IE_Pos)

#define	UCPD_IMR_TYPECEVT2IE UCPD_IMR_TYPECEVT2IE_Msk

#define	UCPD_IMR_FRSEVTIE_Pos (20U)

#define	UCPD_IMR_FRSEVTIE_Msk (0x1UL << UCPD_IMR_FRSEVTIE_Pos)

#define	UCPD_IMR_FRSEVTIE UCPD_IMR_FRSEVTIE_Msk

#define	UCPD_SR_TXIS_Pos (0U)

#define	UCPD_SR_TXIS_Msk (0x1UL << UCPD_SR_TXIS_Pos)

#define	UCPD_SR_TXIS UCPD_SR_TXIS_Msk

#define	UCPD_SR_TXMSGDISC_Pos (1U)

#define	UCPD_SR_TXMSGDISC_Msk (0x1UL << UCPD_SR_TXMSGDISC_Pos)

#define	UCPD_SR_TXMSGDISC UCPD_SR_TXMSGDISC_Msk

#define	UCPD_SR_TXMSGSENT_Pos (2U)

#define	UCPD_SR_TXMSGSENT_Msk (0x1UL << UCPD_SR_TXMSGSENT_Pos)

#define	UCPD_SR_TXMSGSENT UCPD_SR_TXMSGSENT_Msk

#define	UCPD_SR_TXMSGABT_Pos (3U)

#define	UCPD_SR_TXMSGABT_Msk (0x1UL << UCPD_SR_TXMSGABT_Pos)

#define	UCPD_SR_TXMSGABT UCPD_SR_TXMSGABT_Msk

#define	UCPD_SR_HRSTDISC_Pos (4U)

#define	UCPD_SR_HRSTDISC_Msk (0x1UL << UCPD_SR_HRSTDISC_Pos)

#define	UCPD_SR_HRSTDISC UCPD_SR_HRSTDISC_Msk

#define	UCPD_SR_HRSTSENT_Pos (5U)

#define	UCPD_SR_HRSTSENT_Msk (0x1UL << UCPD_SR_HRSTSENT_Pos)

#define	UCPD_SR_HRSTSENT UCPD_SR_HRSTSENT_Msk

#define	UCPD_SR_TXUND_Pos (6U)

#define	UCPD_SR_TXUND_Msk (0x1UL << UCPD_SR_TXUND_Pos)

#define	UCPD_SR_TXUND UCPD_SR_TXUND_Msk

#define	UCPD_SR_RXNE_Pos (8U)

#define	UCPD_SR_RXNE_Msk (0x1UL << UCPD_SR_RXNE_Pos)

#define	UCPD_SR_RXNE UCPD_SR_RXNE_Msk

#define	UCPD_SR_RXORDDET_Pos (9U)

#define	UCPD_SR_RXORDDET_Msk (0x1UL << UCPD_SR_RXORDDET_Pos)

#define	UCPD_SR_RXORDDET UCPD_SR_RXORDDET_Msk

#define	UCPD_SR_RXHRSTDET_Pos (10U)

#define	UCPD_SR_RXHRSTDET_Msk (0x1UL << UCPD_SR_RXHRSTDET_Pos)

#define	UCPD_SR_RXHRSTDET UCPD_SR_RXHRSTDET_Msk

#define	UCPD_SR_RXOVR_Pos (11U)

#define	UCPD_SR_RXOVR_Msk (0x1UL << UCPD_SR_RXOVR_Pos)

#define	UCPD_SR_RXOVR UCPD_SR_RXOVR_Msk

#define	UCPD_SR_RXMSGEND_Pos (12U)

#define	UCPD_SR_RXMSGEND_Msk (0x1UL << UCPD_SR_RXMSGEND_Pos)

#define	UCPD_SR_RXMSGEND UCPD_SR_RXMSGEND_Msk

#define	UCPD_SR_RXERR_Pos (13U)

#define	UCPD_SR_RXERR_Msk (0x1UL << UCPD_SR_RXERR_Pos)

#define	UCPD_SR_RXERR UCPD_SR_RXERR_Msk

#define	UCPD_SR_TYPECEVT1_Pos (14U)

#define	UCPD_SR_TYPECEVT1_Msk (0x1UL << UCPD_SR_TYPECEVT1_Pos)

#define	UCPD_SR_TYPECEVT1 UCPD_SR_TYPECEVT1_Msk

#define	UCPD_SR_TYPECEVT2_Pos (15U)

#define	UCPD_SR_TYPECEVT2_Msk (0x1UL << UCPD_SR_TYPECEVT2_Pos)

#define	UCPD_SR_TYPECEVT2 UCPD_SR_TYPECEVT2_Msk

#define	UCPD_SR_TYPEC_VSTATE_CC1_Pos (16U)

#define	UCPD_SR_TYPEC_VSTATE_CC1_Msk (0x3UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos)

#define	UCPD_SR_TYPEC_VSTATE_CC1 UCPD_SR_TYPEC_VSTATE_CC1_Msk

#define	UCPD_SR_TYPEC_VSTATE_CC1_0 (0x1UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos)

#define	UCPD_SR_TYPEC_VSTATE_CC1_1 (0x2UL << UCPD_SR_TYPEC_VSTATE_CC1_Pos)

#define	UCPD_SR_TYPEC_VSTATE_CC2_Pos (18U)

#define	UCPD_SR_TYPEC_VSTATE_CC2_Msk (0x3UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos)

#define	UCPD_SR_TYPEC_VSTATE_CC2 UCPD_SR_TYPEC_VSTATE_CC2_Msk

#define	UCPD_SR_TYPEC_VSTATE_CC2_0 (0x1UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos)

#define	UCPD_SR_TYPEC_VSTATE_CC2_1 (0x2UL << UCPD_SR_TYPEC_VSTATE_CC2_Pos)

#define	UCPD_SR_FRSEVT_Pos (20U)

#define	UCPD_SR_FRSEVT_Msk (0x1UL << UCPD_SR_FRSEVT_Pos)

#define	UCPD_SR_FRSEVT UCPD_SR_FRSEVT_Msk

#define	UCPD_ICR_TXMSGDISCCF_Pos (1U)

#define	UCPD_ICR_TXMSGDISCCF_Msk (0x1UL << UCPD_ICR_TXMSGDISCCF_Pos)

#define	UCPD_ICR_TXMSGDISCCF UCPD_ICR_TXMSGDISCCF_Msk

#define	UCPD_ICR_TXMSGSENTCF_Pos (2U)

#define	UCPD_ICR_TXMSGSENTCF_Msk (0x1UL << UCPD_ICR_TXMSGSENTCF_Pos)

#define	UCPD_ICR_TXMSGSENTCF UCPD_ICR_TXMSGSENTCF_Msk

#define	UCPD_ICR_TXMSGABTCF_Pos (3U)

#define	UCPD_ICR_TXMSGABTCF_Msk (0x1UL << UCPD_ICR_TXMSGABTCF_Pos)

#define	UCPD_ICR_TXMSGABTCF UCPD_ICR_TXMSGABTCF_Msk

#define	UCPD_ICR_HRSTDISCCF_Pos (4U)

#define	UCPD_ICR_HRSTDISCCF_Msk (0x1UL << UCPD_ICR_HRSTDISCCF_Pos)

#define	UCPD_ICR_HRSTDISCCF UCPD_ICR_HRSTDISCCF_Msk

#define	UCPD_ICR_HRSTSENTCF_Pos (5U)

#define	UCPD_ICR_HRSTSENTCF_Msk (0x1UL << UCPD_ICR_HRSTSENTCF_Pos)

#define	UCPD_ICR_HRSTSENTCF UCPD_ICR_HRSTSENTCF_Msk

#define	UCPD_ICR_TXUNDCF_Pos (6U)

#define	UCPD_ICR_TXUNDCF_Msk (0x1UL << UCPD_ICR_TXUNDCF_Pos)

#define	UCPD_ICR_TXUNDCF UCPD_ICR_TXUNDCF_Msk

#define	UCPD_ICR_RXORDDETCF_Pos (9U)

#define	UCPD_ICR_RXORDDETCF_Msk (0x1UL << UCPD_ICR_RXORDDETCF_Pos)

#define	UCPD_ICR_RXORDDETCF UCPD_ICR_RXORDDETCF_Msk

#define	UCPD_ICR_RXHRSTDETCF_Pos (10U)

#define	UCPD_ICR_RXHRSTDETCF_Msk (0x1UL << UCPD_ICR_RXHRSTDETCF_Pos)

#define	UCPD_ICR_RXHRSTDETCF UCPD_ICR_RXHRSTDETCF_Msk

#define	UCPD_ICR_RXOVRCF_Pos (11U)

#define	UCPD_ICR_RXOVRCF_Msk (0x1UL << UCPD_ICR_RXOVRCF_Pos)

#define	UCPD_ICR_RXOVRCF UCPD_ICR_RXOVRCF_Msk

#define	UCPD_ICR_RXMSGENDCF_Pos (12U)

#define	UCPD_ICR_RXMSGENDCF_Msk (0x1UL << UCPD_ICR_RXMSGENDCF_Pos)

#define	UCPD_ICR_RXMSGENDCF UCPD_ICR_RXMSGENDCF_Msk

#define	UCPD_ICR_TYPECEVT1CF_Pos (14U)

#define	UCPD_ICR_TYPECEVT1CF_Msk (0x1UL << UCPD_ICR_TYPECEVT1CF_Pos)

#define	UCPD_ICR_TYPECEVT1CF UCPD_ICR_TYPECEVT1CF_Msk

#define	UCPD_ICR_TYPECEVT2CF_Pos (15U)

#define	UCPD_ICR_TYPECEVT2CF_Msk (0x1UL << UCPD_ICR_TYPECEVT2CF_Pos)

#define	UCPD_ICR_TYPECEVT2CF UCPD_ICR_TYPECEVT2CF_Msk

#define	UCPD_ICR_FRSEVTCF_Pos (20U)

#define	UCPD_ICR_FRSEVTCF_Msk (0x1UL << UCPD_ICR_FRSEVTCF_Pos)

#define	UCPD_ICR_FRSEVTCF UCPD_ICR_FRSEVTCF_Msk

#define	UCPD_TX_ORDSET_TXORDSET_Pos (0U)

#define	UCPD_TX_ORDSET_TXORDSET_Msk (0xFFFFFUL << UCPD_TX_ORDSET_TXORDSET_Pos)

#define	UCPD_TX_ORDSET_TXORDSET UCPD_TX_ORDSET_TXORDSET_Msk

#define	UCPD_TX_PAYSZ_TXPAYSZ_Pos (0U)

#define	UCPD_TX_PAYSZ_TXPAYSZ_Msk (0x3FFUL << UCPD_TX_PAYSZ_TXPAYSZ_Pos)

#define	UCPD_TX_PAYSZ_TXPAYSZ UCPD_TX_PAYSZ_TXPAYSZ_Msk

#define	UCPD_TXDR_TXDATA_Pos (0U)

#define	UCPD_TXDR_TXDATA_Msk (0xFFUL << UCPD_TXDR_TXDATA_Pos)

#define	UCPD_TXDR_TXDATA UCPD_TXDR_TXDATA_Msk

#define	UCPD_RX_ORDSET_RXORDSET_Pos (0U)

#define	UCPD_RX_ORDSET_RXORDSET_Msk (0x7UL << UCPD_RX_ORDSET_RXORDSET_Pos)

#define	UCPD_RX_ORDSET_RXORDSET UCPD_RX_ORDSET_RXORDSET_Msk

#define	UCPD_RX_ORDSET_RXORDSET_0 (0x1UL << UCPD_RX_ORDSET_RXORDSET_Pos)

#define	UCPD_RX_ORDSET_RXORDSET_1 (0x2UL << UCPD_RX_ORDSET_RXORDSET_Pos)

#define	UCPD_RX_ORDSET_RXORDSET_2 (0x4UL << UCPD_RX_ORDSET_RXORDSET_Pos)

#define	UCPD_RX_ORDSET_RXSOP3OF4_Pos (3U)

#define	UCPD_RX_ORDSET_RXSOP3OF4_Msk (0x1UL << UCPD_RX_ORDSET_RXSOP3OF4_Pos)

#define	UCPD_RX_ORDSET_RXSOP3OF4 UCPD_RX_ORDSET_RXSOP3OF4_Msk

#define	UCPD_RX_ORDSET_RXSOPKINVALID_Pos (4U)

#define	UCPD_RX_ORDSET_RXSOPKINVALID_Msk (0x7UL << UCPD_RX_ORDSET_RXSOPKINVALID_Pos)

#define	UCPD_RX_ORDSET_RXSOPKINVALID UCPD_RX_ORDSET_RXSOPKINVALID_Msk

#define	UCPD_RX_PAYSZ_RXPAYSZ_Pos (0U)

#define	UCPD_RX_PAYSZ_RXPAYSZ_Msk (0x3FFUL << UCPD_RX_PAYSZ_RXPAYSZ_Pos)

#define	UCPD_RX_PAYSZ_RXPAYSZ UCPD_RX_PAYSZ_RXPAYSZ_Msk

#define	UCPD_RXDR_RXDATA_Pos (0U)

#define	UCPD_RXDR_RXDATA_Msk (0xFFUL << UCPD_RXDR_RXDATA_Pos)

#define	UCPD_RXDR_RXDATA UCPD_RXDR_RXDATA_Msk

#define	UCPD_RX_ORDEXT1_RXSOPX1_Pos (0U)

#define	UCPD_RX_ORDEXT1_RXSOPX1_Msk (0xFFFFFUL << UCPD_RX_ORDEXT1_RXSOPX1_Pos)

#define	UCPD_RX_ORDEXT1_RXSOPX1 UCPD_RX_ORDEXT1_RXSOPX1_Msk

#define	UCPD_RX_ORDEXT2_RXSOPX2_Pos (0U)

#define	UCPD_RX_ORDEXT2_RXSOPX2_Msk (0xFFFFFUL << UCPD_RX_ORDEXT2_RXSOPX2_Pos)

#define	UCPD_RX_ORDEXT2_RXSOPX2 UCPD_RX_ORDEXT2_RXSOPX2_Msk

#define	WWDG_CR_T_Pos (0U)

#define	WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos)

#define	WWDG_CR_T WWDG_CR_T_Msk

#define	WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos)

#define	WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos)

#define	WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos)

#define	WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos)

#define	WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos)

#define	WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos)

#define	WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos)

#define	WWDG_CR_WDGA_Pos (7U)

#define	WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos)

#define	WWDG_CR_WDGA WWDG_CR_WDGA_Msk

#define	WWDG_CFR_W_Pos (0U)

#define	WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos)

#define	WWDG_CFR_W WWDG_CFR_W_Msk

#define	WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos)

#define	WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos)

#define	WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos)

#define	WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos)

#define	WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos)

#define	WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos)

#define	WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos)

#define	WWDG_CFR_WDGTB_Pos (11U)

#define	WWDG_CFR_WDGTB_Msk (0x7UL << WWDG_CFR_WDGTB_Pos)

#define	WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk

#define	WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos)

#define	WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos)

#define	WWDG_CFR_WDGTB_2 (0x4UL << WWDG_CFR_WDGTB_Pos)

#define	WWDG_CFR_EWI_Pos (9U)

#define	WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos)

#define	WWDG_CFR_EWI WWDG_CFR_EWI_Msk

#define	WWDG_SR_EWIF_Pos (0U)

#define	WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos)

#define	WWDG_SR_EWIF WWDG_SR_EWIF_Msk

#define	IS_ADC_ALL_INSTANCE(INSTANCE)

#define	IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE)

#define	IS_ADC_COMMON_INSTANCE(INSTANCE)

#define	IS_FDCAN_ALL_INSTANCE(INSTANCE)

#define	IS_FDCAN_CONFIG_INSTANCE(INSTANCE) ((INSTANCE) == FDCAN_CONFIG)

#define	IS_COMP_ALL_INSTANCE(INSTANCE)

#define	IS_CORDIC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CORDIC)

#define	IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)

#define	IS_DAC_ALL_INSTANCE(INSTANCE)

#define	IS_DMA_ALL_INSTANCE(INSTANCE)

#define	IS_DMA_REQUEST_GEN_ALL_INSTANCE(INSTANCE)

#define	IS_FMAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == FMAC)

#define	IS_GPIO_ALL_INSTANCE(INSTANCE)

#define	IS_GPIO_AF_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)

#define	IS_GPIO_LOCK_INSTANCE(INSTANCE) IS_GPIO_ALL_INSTANCE(INSTANCE)

#define	IS_I2C_ALL_INSTANCE(INSTANCE)

#define	IS_I2C_WAKEUP_FROMSTOP_INSTANCE(INSTANCE) IS_I2C_ALL_INSTANCE(INSTANCE)

#define	IS_OPAMP_ALL_INSTANCE(INSTANCE)

#define	IS_PCD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)

#define	IS_QSPI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == QUADSPI)

#define	IS_RNG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RNG)

#define	IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC)

#define	IS_TAMP_ALL_INSTANCE(INSTANCE) ((INSTANCE) == TAMP)

#define	IS_SMBUS_ALL_INSTANCE(INSTANCE)

#define	IS_SAI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SAI1_Block_A) \|\| ((INSTANCE) == SAI1_Block_B))

#define	IS_SPI_ALL_INSTANCE(INSTANCE)

#define	IS_I2S_ALL_INSTANCE(__INSTANCE__)

#define	IS_LPTIM_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)

#define	IS_LPTIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)

#define	IS_LPTIM_ENCODER_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)

#define	IS_TIM_INSTANCE(INSTANCE)

#define	IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)

#define	IS_TIM_BREAK_INSTANCE(INSTANCE)

#define	IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE)

#define	IS_TIM_BKIN2_INSTANCE(INSTANCE)

#define	IS_TIM_CC1_INSTANCE(INSTANCE)

#define	IS_TIM_CC2_INSTANCE(INSTANCE)

#define	IS_TIM_CC3_INSTANCE(INSTANCE)

#define	IS_TIM_CC4_INSTANCE(INSTANCE)

#define	IS_TIM_CC5_INSTANCE(INSTANCE)

#define	IS_TIM_CC6_INSTANCE(INSTANCE)

#define	IS_TIM_CCDMA_INSTANCE(INSTANCE)

#define	IS_TIM_DMA_INSTANCE(INSTANCE)

#define	IS_TIM_DMA_CC_INSTANCE(INSTANCE)

#define	IS_TIM_DMABURST_INSTANCE(INSTANCE)

#define	IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL)

#define	IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL)

#define	IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE)

#define	IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE)

#define	IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE)

#define	IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)

#define	IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)

#define	IS_TIM_COMBINED3PHASEPWM_INSTANCE(INSTANCE)

#define	IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE)

#define	IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)

#define	IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)

#define	IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)

#define	IS_TIM_ETR_INSTANCE(INSTANCE)

#define	IS_TIM_ETRSEL_INSTANCE(INSTANCE)

#define	IS_TIM_MASTER_INSTANCE(INSTANCE)

#define	IS_TIM_SLAVE_INSTANCE(INSTANCE)

#define	IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)

#define	IS_TIM_OCCS_INSTANCE(INSTANCE)

#define	IS_TIM_REMAP_INSTANCE(INSTANCE)

#define	IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)

#define	IS_TIM_TRGO2_INSTANCE(INSTANCE)

#define	IS_TIM_XOR_INSTANCE(INSTANCE)

#define	IS_TIM_TISEL_INSTANCE(INSTANCE)

#define	IS_TIM_ADVANCED_INSTANCE(INSTANCE)

#define	IS_TIM_HSE32_INSTANCE(INSTANCE)

#define	IS_HRTIM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == HRTIM1))

#define	IS_USART_INSTANCE(INSTANCE)

#define	IS_UART_INSTANCE(INSTANCE)

#define	IS_UART_FIFO_INSTANCE(INSTANCE)

#define	IS_UART_SPI_SLAVE_INSTANCE(INSTANCE)

#define	IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(INSTANCE)

#define	IS_UART_DRIVER_ENABLE_INSTANCE(INSTANCE)

#define	IS_UART_HALFDUPLEX_INSTANCE(INSTANCE)

#define	IS_UART_HWFLOW_INSTANCE(INSTANCE)

#define	IS_UART_LIN_INSTANCE(INSTANCE)

#define	IS_UART_WAKEUP_FROMSTOP_INSTANCE(INSTANCE)

#define	IS_IRDA_INSTANCE(INSTANCE)

#define	IS_SMARTCARD_INSTANCE(INSTANCE)

#define	IS_LPUART_INSTANCE(INSTANCE) ((INSTANCE) == LPUART1)

#define	IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG)

#define	IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG)

#define	IS_UCPD_ALL_INSTANCE(INSTANCE) ((INSTANCE) == UCPD1)

#define	IS_USB_ALL_INSTANCE(INSTANCE) ((INSTANCE) == USB)

Enumerations
enum	IRQn_Type { NonMaskableInt_IRQn = -14 , HardFault_IRQn = -13 , MemoryManagement_IRQn = -12 , BusFault_IRQn = -11 , UsageFault_IRQn = -10 , SVCall_IRQn = -5 , DebugMonitor_IRQn = -4 , PendSV_IRQn = -2 , SysTick_IRQn = -1 , WWDG_IRQn = 0 , PVD_PVM_IRQn = 1 , RTC_TAMP_LSECSS_IRQn = 2 , RTC_WKUP_IRQn = 3 , FLASH_IRQn = 4 , RCC_IRQn = 5 , EXTI0_IRQn = 6 , EXTI1_IRQn = 7 , EXTI2_IRQn = 8 , EXTI3_IRQn = 9 , EXTI4_IRQn = 10 , DMA1_Channel1_IRQn = 11 , DMA1_Channel2_IRQn = 12 , DMA1_Channel3_IRQn = 13 , DMA1_Channel4_IRQn = 14 , DMA1_Channel5_IRQn = 15 , DMA1_Channel6_IRQn = 16 , DMA1_Channel7_IRQn = 17 , ADC1_2_IRQn = 18 , USB_HP_IRQn = 19 , USB_LP_IRQn = 20 , FDCAN1_IT0_IRQn = 21 , FDCAN1_IT1_IRQn = 22 , EXTI9_5_IRQn = 23 , TIM1_BRK_TIM15_IRQn = 24 , TIM1_UP_TIM16_IRQn = 25 , TIM1_TRG_COM_TIM17_IRQn = 26 , TIM1_CC_IRQn = 27 , TIM2_IRQn = 28 , TIM3_IRQn = 29 , TIM4_IRQn = 30 , I2C1_EV_IRQn = 31 , I2C1_ER_IRQn = 32 , I2C2_EV_IRQn = 33 , I2C2_ER_IRQn = 34 , SPI1_IRQn = 35 , SPI2_IRQn = 36 , USART1_IRQn = 37 , USART2_IRQn = 38 , USART3_IRQn = 39 , EXTI15_10_IRQn = 40 , RTC_Alarm_IRQn = 41 , USBWakeUp_IRQn = 42 , TIM8_BRK_IRQn = 43 , TIM8_UP_IRQn = 44 , TIM8_TRG_COM_IRQn = 45 , TIM8_CC_IRQn = 46 , ADC3_IRQn = 47 , FMC_IRQn = 48 , LPTIM1_IRQn = 49 , TIM5_IRQn = 50 , SPI3_IRQn = 51 , UART4_IRQn = 52 , UART5_IRQn = 53 , TIM6_DAC_IRQn = 54 , TIM7_DAC_IRQn = 55 , DMA2_Channel1_IRQn = 56 , DMA2_Channel2_IRQn = 57 , DMA2_Channel3_IRQn = 58 , DMA2_Channel4_IRQn = 59 , DMA2_Channel5_IRQn = 60 , ADC4_IRQn = 61 , ADC5_IRQn = 62 , UCPD1_IRQn = 63 , COMP1_2_3_IRQn = 64 , COMP4_5_6_IRQn = 65 , COMP7_IRQn = 66 , HRTIM1_Master_IRQn = 67 , HRTIM1_TIMA_IRQn = 68 , HRTIM1_TIMB_IRQn = 69 , HRTIM1_TIMC_IRQn = 70 , HRTIM1_TIMD_IRQn = 71 , HRTIM1_TIME_IRQn = 72 , HRTIM1_FLT_IRQn = 73 , HRTIM1_TIMF_IRQn = 74 , CRS_IRQn = 75 , SAI1_IRQn = 76 , TIM20_BRK_IRQn = 77 , TIM20_UP_IRQn = 78 , TIM20_TRG_COM_IRQn = 79 , TIM20_CC_IRQn = 80 , FPU_IRQn = 81 , I2C4_EV_IRQn = 82 , I2C4_ER_IRQn = 83 , SPI4_IRQn = 84 , FDCAN2_IT0_IRQn = 86 , FDCAN2_IT1_IRQn = 87 , FDCAN3_IT0_IRQn = 88 , FDCAN3_IT1_IRQn = 89 , RNG_IRQn = 90 , LPUART1_IRQn = 91 , I2C3_EV_IRQn = 92 , I2C3_ER_IRQn = 93 , DMAMUX_OVR_IRQn = 94 , QUADSPI_IRQn = 95 , DMA1_Channel8_IRQn = 96 , DMA2_Channel6_IRQn = 97 , DMA2_Channel7_IRQn = 98 , DMA2_Channel8_IRQn = 99 , CORDIC_IRQn = 100 , FMAC_IRQn = 101 }
	STM32G4XX Interrupt Number Definition, according to the selected device in Library_configuration_section. More...

Detailed Description

CMSIS STM32G474xx Device Peripheral Access Layer Header File.

Author

MCD Application Team

     This file contains:
      - Data structures and the address mapping for all peripherals
      - Peripheral's registers declarations and bits definition
      - Macros to access peripheral's registers hardware

Attention

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-IS.

Classes

Macros

Enumerations

Detailed Description